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ABSTRACT
The analysis is based on piecewise linearization of the saturable
reactor and semiconductor diode, and the principle of zero average
magnetic flux change in a saturable reactor for a cycle which begins
and ends with saturation. This allows a purely mathematic analysis
in terms of half cycle average values.
The consideration of circuit topology leads to a set of eight
realizable output configurations and six basic control configurations
for two core amplifiers. The nontrivial combinations of control and
output circuits are considered, leading to three classes of two core
self-saturating magnetic amplifiers.
The analysis of each class of amplifiers provides terminal rela-
tions in the form of finite difference equations. These relations
show the inherent limitations of the amplifiers and the optimum control
configurations. General design considerations are developed. The
theoretical results are compared with the characteristics of actual
circuits, showing the limitations of the analysis.
The author wishes to thank Dr. Charles H. Rothauge for his
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Prom an engineering point of view^ a method of analy-
sis should he capable of two accomplishments o Firstg it
should provide design criteria related to the physical pro»
perties of the devices under analysiSo Secondly^ it should
determine the utility of new applications of the devices.
The development of magnetic amplifiers was retarded
during the first half of the twentieth century by the rapid
development and application of vacuum tube amplifiers o The
development of semiconductor diodes has permitted realiza-
tion of high gain magnetic amplifiers which are competitive
with vacuum tube and transistor amplifiers.
Magnetic amplifier art produced practical amplifiers
prior to the development of adequate methods of analysis.
Emerging theories of analysis were tested on the existing
circuits with varying degrees of successo The most suc-
cessful analysis is based on a piecewise linear method,
leading to input-output difference equations o This method
of analysis has been applied to existing circuits^ provid-
ing design criteria with reasonable results.
In the work presented herej, this method was applied to
analyze two-core self-saturating magnetic amplifiers. The
objective of the investigation was to determine the best
circuit topology for the possible amplifiers as developed
in the analysis. The criterion for "best" was that which
provides the highest gain.
This work was logically divided into two parts. The

first three chapters established the method of analysis,
treating a single core amplifier o Chapters four through
eight constituted a systematic investigation of all possible
two core self-saturating circuits*
In the first chapter the general philosophy of the
method of analysis was presented* The second chapter devel-
oped the piecewise linear models for the saturable cores
and semiconductor diodese The third chapter established
the logical sequences of modes of operation for a single
core circuit.
In chapter four the topology of output and control cir-
cuits was considered for two core configurations., Eight
fundamental output circuits » three half-.vave and five full-
wave, were obtained « The four fundamental control circuits
without diodes were developed, and two commutated control
circuits completed the basic control arrangements.
Half- wave output circuits were investigated in chapter
five. The analysis limited the control circuits to series
-
differential and parallel- iifferential^ and bias circuits
to series and parallel connections. This analysis indicat-'
ed that the parallel-differential control and series bias
provide the optimum control ^ whereas the series- iifferent=
ial control is in general use. Design considerations were
developed for each type of circuit.
In chapter six the voltage reset amplifiers were in-
vestigated, leading to circuit limitations and design con-
siderations.

Doublet amplifiers were investigated from a general
point of view in chapter seven. All possible control cir-
cuits without diodes were included to determine the best
control and bias connections for each type of amplifier*.
Design considerations included limits of mode sequences of
operation.
The analysis of chapters five and seven Indicated that
improved performance for three types of amplifiers is poss°
ible. In chapter eight these results were verified by lab-
oratory measurements.

CHAPTER I. MAGNETIC AMPLIFIER AMLYSIS
T'he quasitltative analysis ©f magmetie amplifiers fey tfee use of
12 3finite differemee equatloras have beesa ®te©wffii * * t© yi®ld rea®®E3iafele
predictiom of their performanee for certaiaa waveforms &nd with rsglst-
ive loads. The nonliiiiear elements ai*© lim&&ti:tzmd tm. a piecewise m&n-
ner. For each linear mode of the Eosaliaaear elemeirat® lisaear cireuit
equatioras are obtained, and mod© sequesaee® are determined from tfee
waveforms and amplitudes of all foselng fuinetionSo The finite dif-
ference equations are expressed in term® ©f the half=> jycl® average
values of terminal quantities. The uis® ®f half-jycle averages arise®
naturally from the cyclic operation of the saturating magnetic core.
The principle of operation of the ©elf-saturating magnetic ampli-
fier is qualitatively explained in terms of the fundamental circui'-
shown in Figure 1.1, The alternating power source e is adjusted to
s
drive the core flux from negative to positive saturation in exactly
one half-cycle of the source frequency if it were applied directly to
the gate winding n . Then if the initial flux at the beginning of the
positive or gating half- cycle is between positive and negative satura-
tion the core will reach what is chosen as positive saturation at some
time before the end of the half-v^ycleo
PoR. Johannessen, Analysis of Magnetic Amplifier® by the use of
Difference Equations, AIEE Transaction®, Ptc 1 CConaiiumication® and
Electronics), Vol 73, 1954 (Jano 1955 section) pp 700-11
,
2
w. c. Bourne, and Nltaan, Do, Institute of Engineering Research
University of California, Berkeley. Ferromagnetic Core Functions
in the Analysis and Design of Self-Satiurating Magnetic Amplifiers
o
Series No. 60, Issue No. 261, DeCo 1, 1959
3
P.R. Johannessen, Analysis of Magnetic Amplifiers with Diodes,









Figure lolo Futadamemtal Sslf-saturatiirag Mugraetie Asplifidnfo
Prior to saturation th© voltag© e appear® aeros® the gate
wimdirags n , caused by the tins® rat© of ehaiage ®f fluxs
«
iffi ^ The dot eoaaveffitioKJ! is cfeos^sa s© that a positi^®
o o
voltage at the dot corresponds to a p©®iti^@ tim© rate ®f efeaimg©
of fluxc Durirag the time wbeini the flux i® lm^wm&&imgp th® gatiisg
interval of the positive or gate fealf->€y(El©8 th© eose absorb® a
large fraction of the supply voltage th@r©fey Itmitisag th® output
current After the core ha® reached saturatiosa flux th© time rate
of change of flux is small and the current is limited only by the

loop resistance. In this manaer the core acts as a switch which
limits the current prior to saturatiosi arad allows it to flow fr®®ly
after saturation.
In the power-source iniegati¥e half-cycle the diode absorbs the
source voltage. If the core is to be reset from saturation it must be
done by the control voltage e <, la order t® provide reset the control
voltage must be negative » At the beginning of the reset interval the
flxjx is at positive saturation. In the following gate half-cycle the
flux again reaches saturation and remains at saturation until the be-
ginning of rhe reset interval that follows o Thus the net change ®f
flux during the cycle beginning at the onset ®f reset is zero.
As the core voltage e is proportional t® the time rate ®f
change of flux, the time integral of the core voltage over the cycle
beginning at the onset of reset is zero. Thereby the average ©f the
core voltage during the cycle is also ^ero. From this it follows that
the average of the core voltage E in the gate interval is the nega-
tive of that in the reset interval.
The average value of the output current in the gate half-<sycle
is the difference between the average values of the source voltage and
the core voltage divided by the loop resistance. As the average of the
core voltage in the gate half~cycle is the negative of its average
in the previous reset half-cycle provided the core started the
reset half-cycle at saturation and again reaches saturation in the
gate half-cycle J the average of the load current in the gate half-
cycle is proportional to the average core voltage in the previous re-
set half cycle. If the core is not allowed t® reach negative satura-

tion during the reset half-cycle the change of flux, and thereby the
average core voltage is proportional to the average of the control
voltage during the reset half -cycle. It follows that the average
current In the gate half-iycle Is then proportioasal to the average
control voltage In the previous reset half-eycle, under the above re-
strictions.
The above proportionality can be expressed iia the form of a
degenerate difference relation;
1^ (k+ l)oCE^ (k) (1.1)
where the capital letters indicate half-cycle average values, and
k indicates the reset half cycle and k + 1 the following gate half-
cycle.
Similar relations for the control curre!!Kt in terms of differ-
ences may be obtained. The average value of this current la &mf half-
cycle is proportional to the difference between the averages of the
control voltage and the core voltage divided by the turns ratios
R^I^(k) = E^(k) - EgCk)/N (1.2)
and R I <k + 1> = E.Ck + 1>- K(^ + ^>^N (1.3)c c c g




The average of the core voltage in the gate half-^ycle is the nega-
tive of its average in the previous reset half~ cycle. Then equation
1.3 yields the proportionality;
I^(k + l)oC E^(k + 1) + AE^(k) (1.5)
where A is a positive constant.

The above relations have been obtalsied under a set of assump-
tions which have been indicated: the control voltage is negative, at
least during the reset half-cycle; at the beginning of the reset half-
cycle the initial value of flux is positive saturation; the core does
not saturate negatively; the core again reaches positive saturation in
the following gate half- cycle; and though not previously stated ex-
plicitly, the diode is back biased (blocked) during the reset half-
cycle, and conducting the gate half -cycle.
This qualitative discussion has indicated the normal operation
of the fundamental circuit, and has shown the method of finite dif-
ferences applied to half -cycle average values of terminal quantities
leads to linear relations. It is necessary to investigate the non-
linear elements and establish instantaneous relations before quanti-
tative results may be obtained.
8

CHAPffeR II. PIECEWISE LINEAR AMLYSIS
The quantitative analyse^ of circuits contalsiilsiLg nonlinear ele-
ments require a mathcmatic approximation or model for each nonllnear-
ity. The plecewise linear technique has been found to provide results
which are useful in the design of complex magnetic amplifier circuits.
In this method of analysis the nonlinear element is approximated as
linear over limited ranges of its operation. In each of these modes
of operation the device is described by a set of linear differesitlal
equations with constant coefficients. In the transition from one mode
of operation to another, the final values of the one are the Initial
conditions of the other.
For simplicity of analysis, the minimum number of modes which
still retain the essential nature of the nonlisiear element are gen-
erally desirable. In this way the analysis yields results which are
of the proper form, though not as accurate as could be obtained by
considering more modes. Some accuracy is sacrificed to prevent the
analysis from becoming unduly complicated.
The operation of the self-saturating magnetic amplifier is depen-
dent on the nonlinearity of the saturable core and that of the diode.
The alternating power source in series with the core and diode causes
the operation of the circuit to be periodic. The saturable core under-
goes a sequence of modes during each cycle of the source, and the diode
may alternate between the forward and back biased condition several
times during the cycle. Prior to discussion of ntode sequences it Is
necessary to establish models for the nonlinear elements.

2.1 Diode Characteristics
The static volt-ampere characteristic for a typical semlcoinductor
diode Is shown la figure 2.1 and a plecewise linear model In figure
2.2 Reverse breakdown of the diode is not considered as It is avoided
by design. Though the reverse current for a semiconductor diode is
small, it may be neglected only if it is much smaller than the magnet-
izing current associated with the winding through which it flows. If
this requirement is satisfied the mathematical model for the diode may
be expressed by the following two equations
s
Mode Is V : V^ + IR^ v > V^ (2.1)
Mode 2s 1 = ^ "^
^f ^^'^^
2.2 Saturable Reactor Characteristics
The saturable core is more complex in Its behavior than the diode,
and requires more modes to describe its behavior adequately. A thres-
hold value of magnetomotive force must be exceeded before the flux can
change, as shown in the static flux-mmf characteristic in figure 2.3.
Once the threshold mmf has been reached, if the flux is to change at
a finite rate, additional mmf must be supplied to compensate for eddy
current losses. The dynamic relation of the time rate of change of
flux and mmf for a typical saturable reactor is shown in figure 2.4
with sinusoidal excitation. The corresponding dynamic flux-mmf
characteristic is shown superimposed with dashes.
A plecewlse linear model for the unsaturated region of figure
2.4 is shown in figure 2.5. When saturated the time rate of change
of flux is small, and for mathematical convenience is considered neg-
ligible. The saturable reactor may then be approximated by five
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Figure 2.1 : Typical Semiconductor Diode Characteristic.
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Figure 2.3 Saturable Reactor Static Hysteresis Loop.
d^/dt (volts/turx&s]
F (ampere tursis)
Figure 2.4 Saturable Reactor Dynamic Characteristics.
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jrCvolts/turn)dc /<r-^ Slope = ^
1
F^ F (ampere tureis)
Flgur 2.5 : Piecewlse Linear Model for U ^saturated Core.
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Mode A: F = - F + kd^/dt for F < - F , d$/dt < 0, |*|< $ (2.3)
Mode B: d«i>/dt =0 for |f|< F
,
|'l>|< <S> (2.4)
Mode C: F = F + kd*/dt for F > F , d<&/dt> 0^ |*|< ^ (2.5)O OS
Mode D: d*/dt =0 for * = «l> , F > -F (2.6)
s o
Mode E: d*/dt =0 for * = - $ , F < F (2.7)
s o
These relations are used in design considerations and are more
useful if referred to the basic properties and dimensions of the core.
With a constant frequency power source of rectangular wave form
the time rate of change of flux must meet the requirement that? with
the core completely reset at the beginning of a half-cycle, the time
rate of change of flux must be less than or equal to that which will
cause saturation at the very end of the half-cycles
d^ / ^%
^ < -—= 4f«5» (2.8)dt/max -- T s -^ ^
The magnetizing force required for this value of time rate of
change of flux is found from figure 2.5 to be;
F = F + k X.7 = F + k 4f$ (2.9)modt/o s -^.^
'm
From this a value of k may be determined if the magnetomotive




This is more conveniently referred to the core parameters when the
only source of information is manufacturers data. In this case an




B - H loops which are generally available.
Then from the relations of Ampere's Law and Faraday's Laws
k . U. ale /2 11)
c s
F„ = H^i^ (2.12)
where; H^ is the average magnetizing field strength at the operating
frequency; H is the average static magnetizing field strength for
the case where manufacturers data is used, or, where H - ^r^
dt
curves are available, the intercept of the straight line approxima-
tion on the H axis; i is the mean length of magnetic path; A is
the effective core cross-sectional area; and 6 is the saturation
8
flux density. All quantities in the M K S rationalized system.
2.3 The Basic Circuit
The circuit for the basic self-saturating magnetic amplifier is
shown in figure 2.6. The n-1 control windings on the left and the out-
put or gate winding on the right of the core make up the n windings of
the core. All of the control loops have a similar form, with an un-
specified control voltage and control current. The gate loop differs
in that it has an alternating power source and a diode in series with
the winding.
The circuit contains two nonlinear elements, the saturable core,
and the diode. The piecewise linear models have been assumed to have
the modes defined in the previous sections, two modes for the diode,
and five for the core.
4
For instance Magnetics Incorporated Catalogue f!hrWC-300






























Figure 2.6: Basic Self-saturating Magnetic Amplifier Circuit
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All possible combinations of each diode mode with each core mode yield
ten possible modes of circuit operation. The general analysis of the
circuit requires that the relations between terminal quantities and
the core voltage be determined for each mode. Then the limits for
each circuit mode may be established in terms of instantaneous ter-
minal conditions.
The core mode equations 2.3 through 2.7 are in terms of core
quantities. These equations are more readily used if referred to
the gate winding by transformer theory. The magnetomotive force F
is referred by dividing the equations for Mode A and Mode C by the
gate turns n . The time rate of change of flux is referred to the
gate voltage e = n d4>/dt. The core mode equations referred to the
gate winding are then writtent
Mode A". 1, + ^ ^i/N. = " !« + G«„ (2.13)
With i, + L i./N, < - I , e„ < 0, |<i'|< \
Mode Bs e - (2.14)
with Ul + S ij/Njl< Iq. I^I< %
Mode Cs It + 2: i,/N. = I + Ge„ . . . (2.15)
with i, + L i7N. > I , «„ > 0, |^|< *
Mode D: e r (2.16)
8
with i, + S i,/N,> - I , * = *„
Mode Es e =0 (2.17)
8
with i, + L i,/N, < I , ^ = - *L j j o 8
2
where: N. = n /n^> I^ =
^o^^a ®"*^ ^ ' ^^\
17

The control loops may be represented by the single expression
Indicating the generic loop:
ij/Nj = ej/NjRj -(1/N^j)eg (2.18)
where j may take on any Integer value from one to n-1.
The diode mode equations may be Incorporated into the gate loop
eqtiation:
Mode Ij S + *L ' ^f ' h\ ^ %' ^L = ° ^^'^^^
Mode 2s S "• *L ' ^r * %' \ ^ ^f ^^'^^^
The circuit solutions £or each circuit mode are obtained by
solving the n-1 control loop equations first with equation 2.19 then
with equation 2.20 for each of the core mode equations. The expres-
sions for core voltage and the limits for each mode are tabulated in
table 2.1.
From the limits of the modes given in table 2.1 it is seen that
when the sum of the source voltage and load terminal voltage exceeds
the forward voltage drop of the diode, the possible modes are Al, Bl,
CI, C2, Dl and El. When the sum of the source and load voltages is
less than the forward diode drop the possible modes are Al, A2, B2,
C2, D2 and E2. The ranges of the possible modes for these two situa-
tions are indicated in figure 2.7. The case where the sum of the
source and load voltages exceeds the forward drop of the diode are
shown in figure 2.7 and the case for the sum less in figure 2.7b.
It is convenient for design purposes to refer the core parameters
to the gate circuit. These are related to G and I as follows;
(Hf -Ho)^c
°
^= 4fn2 A B, <2-2^>
g c s
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CHAPTER III. SEQUENTIAL ANALYSIS WITH DC CONTROL,
The magnetic amplifier operates in a sequence of modes which are
constrained to be periodic by the periodicity of the power source
o
Dynamic or transient analysis of the magnetic amplifier Is made ussider
the assumption of small signals about a steady state operating poiimt
where the mode sequence is assumed that of the corresporiding steady
state. To carry out a sequential analysis it is necessary that the
possible modes of operation be knowno This requires a detailed ksjow-
ledge of the terminal and source voltage wave forms
»
DC amplification constitutes perhaps the widest application c f
magnetic amplifiers, and is the least complicated type of a control to
analyze. The source waveform which is most like a dc iraput is rc-ct^
angular. The advantage of the rectangular wave over a sinusoid lies
in the instantaneous reversal of its amplitude ^ whereas the sisnusoid
is a continuous function. The rectangular wave is capable of instaint-
aneously switching the diode from the forward to the reversed biased
condition and of supplying sufficient magnetizing current to initiate
flux change at the instant of reversal. The sinusoid requires a more
complicated analysis as there are time intervals when the magnetizing
current is insufficient to cause flux changes and causes the reversal
of the diode condition to occur at times other than when the source
wave reverses polarity. The choice of a rectangular source is not%
impractical, as the static Inverter provides such a waveform
G. H. Royer, "A Switching Transistor DC to AC Converter Having an
Output Frequency Proportional to the DC Input Voltage." Communi-
cations and Electronics, No. 19, pp 322-26, July 1955.
21

economically when the required operating frequencies are other than
available power frequencies.
3.1 Steady State Modes with DC Terminal Voltages
The ranges of the modes are given in figure 2.7. With the ter-
minal voltages assumed constant it is possible to determine the possible
modes of operation as a function of the level of the terminal voltages.
For a non-trivial mode sequence to exist, that is one in which there is
a change of flux during the cycle, both Mode A and Mode C must be con-
tained in the region. From figure 2.7a it is found that for mode C to
exist it is necessary that:
L e^/N^Rj > I^
-(Ug + e^^ -Vf|)(l/R^) (3.1)
And from figure 2.7b for mode A to exist it is necessary that
s
Se^/N^Rj <- I^ (3.2)
Then the limits for the non- trivial sequences of operation with DC
control are:
^o '^'% "^ *L "^fl^^^'^V ^ ^ *j^^^j ^ ^o ^^'^^
and necessarily:
S * «L -"£ > 2 I„R„ (3.4)
Within these limits it is possible for two sets of modes to exists
A2, CI, Dl, E2, and Al, Cl, Dl, E2.
If a further restriction is placed on the circuit operation,
that the core be allowed to saturate only once per cycle, then four
non-trivial steady state mode sequences may be postulated:
Sequence I : A2-C1-D1
Sequence II : C1-A2-E2
Sequence III: C1-A1-E2
Sequence IV : Al-Cl-Dl
22
1i
Each of the sequences Is defined to start at the instant in time
that the core flux reversal from saturation is initiated. The flux
transitions for each of the sequences are indicated in figure 3.1. In
each of these sequences it is noted that it is necessary for a zero
time transition through core mode B.
As the core begins and ends the sequence at saturation the net
change of flux for the cycle is zero. The average value of the core
voltage being proportional to the average flux is also then zero for
the sequence cycle. For each of the sequences postulated the core Is
reset during one half- cycle of the source voltage, and gated to satur-
ation in the following half-^ycle.
3.2 Mode Sequence I
Under the assumed terminal conditions the waveforms of the cir-
cuit for sequence I are shown in figure 3.2. In this sequence the
diode is forward biased during the positive half- cycle and reversed
biased in the negative half- ;ycle of the source. The load current in
the negative half'Kzycle is constrained to be zero and the load voltage
is irrelevant except in determining the limits of the sequence. In
the positive half- .:ycle, as the diode is forward biased, the average
value of the load current is found from equation 2.14s
J^(k
+ 1)T
<S + \ - Vf V ^' <3.5)
kT
where k + 1 indicates the positive half-^sycle of the source, which
for this sequence is the gating half- cycle.
The integral can be broken into four separate integrals, each of
these upon integration yields the average of each of the quantities
23

(a) Mode sequence I Mode sequesi^ce II
(c) Mode sequence III Mode sequence IV
Figure 3oI Flux Mignetomotive ibrce Relations fosMode Sequences
24

kth half cycle (k + 1)^*^
half cycle
S*V^£

















Figure 3 . 3 Waveforms for M tde S equence III
25

under the Integrand. The average value of the source voltage Is E
,S
and V^ Is a constant. Then equation 3.5 may be written in terms of the
half cycle average values;
R^Ij^(k + 1) = Eg + Ej^(k + 1)- Vj -Eg (k + 1) (3.6)
In the negative half cycle of the source the load current is blocked
by the back biased diode:
1^ (k) r (3»7)
The control circuit currents may be obtained at any time from
equation 2.13. By Integration of this expression over the appropri-
ate half cycle and division by the half cycle period T^ the half
cycle average values of the control currents may be obtained. The
typical control current in the reset half cycle then isg
R.I (k) = E (k) - E (k)/N. (3.8)
J J J O J
And in the gating half cycle:
R^Ij (k + 1) = Ej (k + 1) - Eg (k + 1)/Nj (3.9)
As the average value of the core voltage is zero for the entire
cycle, the average value of the core voltage for the two half cycles
has the relation:
E (k) + E (k + 1) ' (3.10)
S 8
The addition of equations 3.8 and 3.9 and the substitution of
equation 3.10 into the result shows that the average value of any
control current over the full cycle is simply the average terminal
voltage divided by the loop resistance.
The average value of the core voltage in the gat% half cycle
may be eliminated from equations 3.6 and 3.9 with equation 3.10.
This eliminates any necessity of knowledge of the saturation interval
during the gate half cycle. The average value of the core voltage may
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be obtained by averaging the expression given in table 2.1 for mode A2s,
as the reset half-cycle and the mode are concurrent. The terminal dif-
ference equations are then obtained by substitution:
SE.(k)/N,R, + I
R T (k + 1) = E - v. + E^ (k + 1) + J J -i ,—^ (3.11)
w L s f L
^g ^ 2 _±_^
N.R.
J J
S E.Ck)/N^R. + I.
R.I.(k + 1) = E.(k + 1) + ^ "J j (3,12
^
J ^ N.(G + £-——)
^ NTR,
J J
Z E,(k)/N R. + I







In spite of the fact the above difference equations were obtained
under restricted waveforms, the results are quite general as long as
the mode sequence is sequence I.
3.3 Mode Sequence II.
In this sequence the positive half-cycle of the source is the
reset half-cycle, because the core begins at negative saturation. The
gate half cycle is the negative half-cycle, because the core saturates
negatively during this interval. The diode is forward biased in the
positive half cycle and back biased in the negative half-cycle as in
sequence I: however the roles of the half-cycles are interchanged.
The output current occurs in the reset half-cycle, and the terminal
equations in terms of the half-cycle averages ares
R I,(k) = E^ - V. + E. (k) - E„(k) (3.14)W Jj S C L) g
Ij^(k+ 1) = (3.15)
Rjlj(k) = Ej(k) - Eg(k)/Nj (3.16)
R.I.(k + 1)= E.(k + 1) - Eg(k + 1)/Nj (3.17)
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The average value of the core voltage over the cycle begls&nlng
at the start of the positive half-cycle is zero^
E (k) + E (k + 1) * C3.10)
g g
The core voltage in the reset half-cycle in the sequence is that
of mode Cl. Mode Cl and the positive half- cycle are concurrent for
this sequence. Then the average value of the core voltage in the reset
half-cycle is obtained by averaging the expression for mode Cl in
table 2.1:
(E„ - V. + E, (k)) /R — I + Ife,Ck)/N,R,
E (k) = —2 i h 5i 2 J U- (3.18)
g 2
G +1/R^ + L 1/NjR.
Then this expression may be substituted directly into equations 3.14
and 3.16. Equation 3.10 substituted into equation 3.16 yields;
R,I,(k + 1) = E.(k + 1) + E Ck)/N, (3.19)
J J J g J
into which equation 3.18 may be substituted to yield the last of the
set of difference equations for mode sequence II.
3.4 Mode Sequence III.
In this sequence the positive half- cycle of the source is the
reset interval, and load current occurs during this interval, as the
diode is forward biased (mode Cl). During the portion of the negative
half-;ycle when the flux is changing, the core voltage is sufficient
to overcome the source, and load current may flow until the core is
saturated negatively and the core voltage collapses, allowing the diode
again to be reverse biased. This is the only difference in operation
in this sequence from sequence II. However this difference causes the
operation in this sequence to be nonlinear, in terms of the terminal
difference equations, whereas the difference equations for sequences I
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and II are linear.
The nonlinearity arises in the load currerot flow during the nega-
tive half cycle of the source. The average value of the load current
in the negative half cycle is dependent on the time when the core sat-
urates, and the nonlinear operation is demonstrated in the expressivin
Vl<'' + 1) = T
for the average value of the load current in this half-cycles
/-kT + A T(k + 1)
eg + Cj^ - Vg - eg)dt (3.20)
y KT
Where T is the period of one half-cycle of the source frequency, and
At (k + 1) is the unsaturated time in the gate half-cycle. The wave
forms associated with this sequence are shown in figure 3.3.
As the core voltage e is zero when the core is saturated, the
portion of the integral in equation 3.20 involving e yields the half-
cycle average of E (k 4- 1) . However the rest of the integrand doe®
O
not yield a half-cycle average. Under the assumption that the voltages
are constant during a half cycle, the integration may be performed
g
yielding the result;
R^Ij^Ck + 1) = |_Eg(k + 1) + Ej^(k + l)-vj |_A T(k + l)/T-JEgCk + 1)
(3.21)
The net change of flux for the sequeracy is zero, and therefore
the average core voltage is also zero. This relation may be written?
^kT + A T(k + 1)
^kT
Where e ^ is the core voltage in mode Al. If the core voltage is
constant during the interval, as assumed, then;
•kT + 6 T(k + 1)
i I e ,idt = ^^^!^ "^ ^^ E„,,(k + 1) = - E„(k) (3.23)
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Substituting from equation 3.23 into equation 3.21 the terminal dif-
ference equation for the load current in the negative half-cycle is
obtained:
Vl^^ + 1) • { [-Eg + \(^ +1) -Vf] - l} [Eg(k)] C3.24)
The other terminal relations are similar to those found in sequence
II:
R I^ fk) : Eg + Ej^(k) - Eg(k) - V^ (3.25)
Rjlj(k) = Ej(k) - Eg(k)/N^ (3.26)





'-^s-'h"' ^ ''-"f"^^* ^/'^ ^"^V ^o (3.28)
KAI 9
G + 1/R + S l/NTR,
and
, ^k) = <V
Ejk)-vp/R^^I^.(k)/N^R^-I^
^3^^^
^ G + 1/R + n/N^R,
w J J
3. 5 Mode Sequence IV.
The circuit operation in this sequence is similar to that in
sequence I, except that in the negative half=-cycle the diode is for-
ward rather than reverse biased. The terminal difference equations
for sequence IV are linear, as the load current flows throughout the
negative half -cycle. In a similar manner to that in the previous se-
quences the terminal differnece equations may be obtained^
30
I
Vl-''^ - - Eg + Ej^fk) - Vf - Egfk) (3.30)
R T, (k + 1) = E„ + E, (k + 1) - V, + E (k) (3.31)wL sL fg
Rjlj(k)= Ej(k) - Eg(k)/N^
^3 32^
Rjl^(k + 1) s Ej(k + 1) + Eg(k)/Nj (3.33)
3c6 Summary:
The terminal difference equations for the sequences considered are
linear with the exception of sequence III. The nonlltsiearlty arises
from the mode change of the diode durlirag a hall-cycle o It may be gesB-
erally stated that such nonlinear difference equations will arlte
whenever the diode changes Its mode of operation during a half-cycle
c
Sequence I Is the normal mode of operation of the magnetic ampli-
fier under this type of excitation. In cases where the ampllfi®r iss
to be operated at cut-off , the most desirable sequence is sequence II
o
Both sequence II and sequence III exhibit a negative gain, however the
difference between the two sequences lies in the forward biasing of the
diode during the negative half-cycle in sequence IIIc The gain is
greater in magnitude in sequence III for this reason* causing this
mode to be less desirable as a cutoff condition^ In general it is un-
desirable for the diode to be forward biased in the negative half-
cycle of the source. Then the sequences of principle interest are
I and II. Sequences III and IV are undesirable and are of interest
only in avoiding tkem.
The single core magnetic amplifier is of limited value in practi-
cal application, being used in applications where gain is of minor




CHAPTER IV, TWO CORE MAGNETIC AMPLIFIERS
The various connections of two basic @ei£-saturatls%g magnetic
Ilflers can be divided into three general classes g (1) half-^ave out-
put, polarity- reversible circuits, (2) full-j^av® output half -cycle re-
sponse circuits and (3) full-wave output, Mgfe-jain circuits » Th@
first is commonly called "half-wave circuits'" » the second "voltage
reset circuits" and the third "doublet circuits".
The source phasing and diode polarities determine whether a cir-
cuit may have outputs in one or both half cycles of the source. E&1§=
cycle response occurs naturally in half-i^ave circuits, and may be ob-
tained in full-"«^ave circuits by the use ®£ syinichronous switching of
the control windings. Full-wave circuits without synchronous coisitirol
switching have longer response times because of feedback o The half
wave circuits provide output power duriinig only one half of the source
period. This output may be either positive or negative and may be
used as a polarity- reversible direct, or a phaser reversible alternat-
ing output depending on the application. As the output is controlled
only by the average value of the control signal in the reset half-
cycle, half- wave circuits may be controlled either by a polarlty~£"e-
versible direct control, or a phase-* reversible alternating control
which is synchronized with the gating source.
Full -wave circuits may have either rectified or alternating out-
puts. As the rectified outputs are unidirectional and the alternating
outputs are not phase- reversible these circuit® are generally thought
of as single ended. However, it is possible by use of differential
input windings to obtain both polarity- reversible direct output and
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phase-reversible alternating output o Single eroded direct controlled
circuits have control windings connected gucfe that the direct c©iatr©l
signal affects both cores in the same sense, whereas the altersaatis&g
control has control windings connected such that the source affects
the cores oppositely in a given half-cycle o The normal direct control
circuit acts as a differential alternating control, and the normal
alternating control as a differential direct control
»
4.1. Topology of Output Circuits.
A pair of windings may be connected in four basic ways? series
(aiding or differential), and parallel (aiding or differential). As the
diode forward direction has been used to defin® the dot on the gate
winding, the diode and gate winding are t© be considered invariant in
their relation. That is, if the diode were reversed it would aut«
tically redefine the position of the dot for the core. This is
in figure 4.1. Then two cores have only four possible orientations,
and these may be symbolized using only the associated gate diodes as
shown in figure 4.2.
By definition the self-saturating magnetic amplifier must have
the topological property that when the core Is in its gating half
cycle the source must be in series with the core and the load, and
when it is in its reset half cycle the source must tend to block the
gate diode. It is first assumed that each diode of figure 4,2 repre=
sents a source and a core in series with a diode.
The series aiding connection of figure 4.2a can be seen to be re-
latively useless unless the two sources are in phase. However the
output is then unidirectional and occurs only during the positive half












Figure 4.2 Basic Single Output /fimdijag Oimireections;




circuit and is therefore considered trivial. If some provision is
made so that the cores can be gated in opposite half•cycles, a current
path provided, then this circuit can provide a full -wave output. This
can be realized by inserting a terminal between the diodes, and provid-
ing commutating diodes as shown in figure 4.3a.
Tt is to be noted that the commutating diodes must oppose the
gate diodes in each gate loop circuit. A reordering of elements iis
the lower circuit allows the use of a single source to gate both cores
as shown in figure 4.3b. The diodes which have been shaded indicate
the load current path for the half cycle indicated by the source polar-
ity.
The insertion of commutating diodes for the series differential
circuit fails to allow a current path. However if in the place of
diodes a mixing res istor is placed in each circuit a useable, but some-
what inefficient circuit is obtained which may be operated either as
a half wave or full wave amplifier as shown in figure 4.4. Figure
4.4a shows the half wave and 4.4b the full wave connections.
The parallel additive connections of figure 4.2c provide use-
ful connections for out of phase voltages. With voltages in pbss®
no differentiation can be made at the output terminals as to which
core has saturated and there is no advantage over a single core cir-
cuit. The case with voltages in phase results in a full wave circuit
with rectified output as shown in figure 4.5.
The parallel differential output connection of figure 4. 2d may be
used with sources in phase or out of phase. With sources out of phase
a full wave alternating output is obtained (figure 4.6a) and for In
























Figure 4.4 o Series-differential Outputs; (a) half-wave

































Figure 4.7 Two -core Bridges: (a) half wave full wave
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Tn addition to these basic connections a bridge connection can
be obtained by splitting the gate windings, and adding an additional
diode to each gate circuit. As a single source Is necessary In the
bridge It Is possible to have only two fundamental connections, with
either the cores gating together as shown In figure 4. 7a (the half-«^ave
brldgeji or In alternate half-cycles as In the ful}-wave bridge f figure
4.7b).
Then it has been determined that for two core self-saturating
magnetic amplifiers there are eight possible output circuits, three
half wave and five full wave circuits.
4.2. Half-Wave Output Circuits.
The three half wave output circuits are shown together in figure
4.8. For convenience the series-differential arrangement of figure
4.4a is called the semi -bridge, the parallel ^differential of figure
4.6b the centertap and the half-^ave bridge of figure 4.7a the bridge
circuit.
The instantaneous output loop relations for these circuits during
the output half- cycle are:
semi-bridge: e - e' = -i'—-—^ e^ - 2 R i_
g g Rjj L w L
centertap: e -e'r2e, -Ri_
g g L w L
Bridge? e -e'«2e_-Ri_*
g 8 L w L
St
If the output half-cycle is called the (in +1) , then averaging
these over the output half-cycle, for the semi bridge:
R . + R
E (n+ 1) - E' (n+ 1) = -—^E. (nfl)-2R I, (nf1?





R = R + R.
w wg 1
I - R -("R + R^
w @ wg f
(c) Bridge; R^ = R^^ + 2R^
Figure 4.8. Half-wave Output Circuits.
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and for the centertap or bridge:
E^(n + 1) - E„'(n + 1) = 2 E. (n + 1) - R I. (a + 1) 4.2
g g Lo w JU
4«3 Full -wave Output Circuits
o
The five full-wave output circuits are showia in figure 4o9o The
rectified output circuits from figures 4o3s, 4^5 and 4.7b are called
the incomplete bridge, centertap and bridge respectively, and the al-
ternating output circuits from figures 4o6a and 4o4b the doublesr aisid
semi-bridge respectively.
The instantaneous outputs of these circuits » under the assump-
tion that the resetting core's gate diode remains in the reverse
biased state^ depend on the polarity of tfe® power source or source®.
t'h
If it is assumed that the n half-cycle correspoiads to the instan-
taneous directions of the sources as shown in figure 4o9, then core-
t'h
one is gated in the n half-cycle^ providing the output power in that
half-cycle,while the gate diodes of the primed core (core* 2) prevent
current flow in their gate windings . In the ra + 1 half- eycle the
roles of the cores are reversed. The instantaneous output circuit
t'h
relations are found for the n half-c
incomplete bridge; e s e - 2V- + e_ - R i_*^ ** gsfLwL
centertap: e « e - V^ -»- e, - R i_*^
g s f L w L
briige: e s e - 27^ + e. - R i_° g s f L w L
doubler: e s e - V« + e. - R i-
g 8 f L w L


















R = R + R + 2R,





R " R "T" R + R,W Wg 8 i
(c) Bridge R = R + R + 2R-
' ** w wg s f
Figure 4<,9. Full-wave Output Circuits « (a) (b) & (c) unidirectional
(c) & (d) alternating
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AAA + ! -
R^ Vf
(d) Doubler; R = R + R<; +
^
' w wg f
R





In the n + 1 half -cycle;
incomplete bridges e ' ^ - e - 2V\p + «„ - R '^i.
ceintercap: e^' - " e^ - V^ + e^ - it^'ij_
bridge: e^' = - e^ - V^ + ^ - R„'l^
doublerg e ° s - e -=
g ®




e, + C2R° + R,)t-
The source voltages are negative 1?^ th© aa + 1"^ " half-^ycle asad
Vr' is assumed to be the same as V^? amd R " the tame as R-o Theis
the relations for the half- cycle averages for the output circuits are
found to be;
incomplete bridge and bridges
E (n) = Eg - 2 V^ + Ej^Cn) - R^I^Cs^) ^-3
E^(n + 1) - Eg - 2 V^ + Ej^Cn + 1) - Wi^ + D 4o4
for the centertap circuit;
Eg(n) = Eg - V^ + Ej^Cn) - Wi^) 4.5
E°(n + 1) « Eg - V^ + Ej^Cn + 1) 'Wi^ + 1) 4o6
for the doubler circuit;
Eg(«) = E^ - Vf + E^in) . R^I^C^) 4.7
Eg'Cii + 1> = Eg - V^ - Ej^Ca + 1) + R^I^Ciffi + 1) 4o8
and for the semi- bridge;
R
Eg(n) » Eg - V^ + "" R
^















/ 2R + R ,
( w d
These may all be placed in the same form, by defining new para-
meters which differ from circuit to circuit:
incomplete bridge and bridge
centertap, doubler and semi-bridge
all but serai-bridge
for semi-bridge
fl all but semi-bridge
^d = S
/ (R + Rj)/R, for semi-bridge
and if the half-cycle average values of the output quantities e
Li
and i are taken to mean their magnitudes j, then all the relations may
be described by the relations:
Eg(n) = E^^ + K^Ej^(n) - R;i^(n) 4.11
E' (n + 1) = E , + K,E, (n + 1) - R°T (n + 1) 4.12
g ^ ' sd d L^ ' s L^ '
Then the full wave output circuits are described by these two
equations under the restriction that the gats diodes remain reverse
biased in the reset half-cycle, and forward biased in the gate half-
cycle.
4.4 Control Circuits.
Besides the four basic connections of two coils shown in figure
4.10 a,b,c and d, there are two circuits which allow an isolation
of the control windings by coramutating. The commutating arrange-
ments are used in full-wave output amplifiers to decouple the input













































Figure 4ol0s Two core C ontrol Citeuits; (a) Series, (b) Series-
differential, (c) Parallel, (d) Parallel-differesatial,
(e) Commutated, (f) Goramutated-Jifferejatial
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response characteristic of single core amplif±&TS^ Tte coramitatifag
arraisgemeats are topological ly idemtisal t© the tsKgonsplete bridge and
doubler output circuits » asiid therefore ar@ not the osiily possibles
methods of obtaiQing the commutatioMio The six sositrol €o^iguratioais
which were cos&sidered are showini im figure 4ol0o
Subscripts differentiate between th@ various cositrol cozmeetioiM
as follows!
subscript i; series control
subscript js series-differesxtial
subscript qs parallel comtrol
subscript cs general control subscript us©d for both
conmutated cosntrol cosmectloisg
The six control coraftguratioxss of figure 4ol0 were asaaly^^d
aod the results averaged for a half-sycle yieldisiig fealf-^ycls average
relations between the terminal quantities and the core voltages smd
current®. The half-cycle indicator k iisidicate® any particular half=
cycle. The instantaneous polarities for the commutated co!Qne<sti®ns
shown in figures 4.10 e and f are f@r the n half ©ycl© similar
to those of the full- wave output circuits <> The half-cycle relations
for the control circuits are the followJ,ngs
Seriess
^ix^^^ ' ^1^^^ = ^i^*^^
^'"^^




series-dlfferemtlal^ I, (k) s I.Ck) = - I» A. 15
'jx xj
N.R.












































-^0*1) + e;(»^i) + Vj^
.
I^C>t6^1)









Of the eight possible single gate wis&diinig output €OE!iinie€tios&® of
two basic magnetic amplifters six are fisuiad to fee useful « Two of
these require miximig circuits. The half" wave ilffeieeinitlal o-utput re-
quires resistive mlxisig but the fulJ-wa^e ©eral-fefidge may use tfaras-
former mixing » These six useful siagl© gat© wlmdiirag output circuits
together with the two bridge eofiKfectlooiis give tfere© half wave aiad five
full wave output coimectioESo
The four basic cosstrol coirmestioras provide the "possible coKa^ec-
tioms for a pair of cositrol wisadiiag® for the hal^wave as&d full-wave
high gaiia amplifiers. The two eocmutatirag eoinmefetioias parovide a
method of retaissiirtg half -cycle respoKS® with a full-wave output ^ auiid
may be used with amy of the fult ^^ave output ©ircuitSo
The half--^ave circuitf j, beiag perhaps the simplest to visualize
in their operatioojfare comsidered first in chapter fiveo The full-




CHAPTER V. TTO GORE HAJjP=WAVE CIRCUITS
The three half-wave circuits of figure 4o8 have similar
operations as is indicated by the output-core relations 4*1
and 492 o These relations may be put into a common form so
that the analysis may be carried out on all three simultan-
eously* Both of these expressions may be written?
KdEL(n+l) -R^ I^Cn+l) ^ Eg{n4l)°E|(n+l) 5cl
( 1+ Rw/Rd ^or "the semi- oridge
^ ~ /2 for the centertap and bridge
r 2Rw for the semi- bridge
^ ( ^w ^°^ centertap and bridge
In general it is necessary to use a bias with these cir-
cuits to allow the most linear operation and the greatest
efficiency. The bias must be applied in such a way as to
affect both cores in the same sense* This bias must then
be applied by either the series or the parallel control con-=
nection and must be in the proper sense to reset the cores
thduring the negative half- cycle of the power source » the n
half- cycle.
The half-wave circuits constitute a class of different-
ial amplifiers as their outputs are dependent on the differ-
ence of the core voltages a In order to obtain any control
it is necessary that the inputs affect the cores in opposite
senses 9 For this reason the only control configurations
which are of value are the differential- controls « As both
cores are gated in the same half cycle it is necessary that
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the control accomplish any reset on both cores In the same
half-jycle, which rules out the commutated-control configur-
ations • Then the only useful control connections are the
serieF -iifferential and parallel-differential connectionse
The inputs may be either polarity-reversible direct
control or phase-reversible alternating controls The major
effect of the control occurs in the reset or n half cycle
»
so that the polarity of the output is dependent on the pol-
arity of the input in this half cycle*
The output of these amplifiers is half^wave, limited
to the gate half -cycle* This output may be considered to
be either a polarity-reversible direct output or a phase^re-
versible alternating output
e
There are three combinations of linear mode sequences
which are of interests where both cores are operated in
mode sequence I; one core saturated and the other operated
in mode sequence II; and one core in sequence I while the
other is in sequence lie
The normal bias condition for the core where both
cores are operated in sequence I is such that the cores
both saturate at about the middle of the gate half-cycle
in the absence of controls Then the differential action of
the control when applied .tends to cause one core to saturate
earlier and the second latere This gives rise to an output
wave form that is more or less symmetrical about the bias
point. This operation is appropriate for alternating out-




With both cores in sequence I the operation is similar to an
electronic push-pull amplifier in class A operation with
the resulting higher gain (than class B) but also with the
lower efficiency associated with class A operatione
Operation with one core in sequence I and the other in
sequence II occurs normally with the bias adjusted so that
both cores reach saturation at the end of the gate half-cycle
when the control inputs are zeroe The resulting output wave-^
form is not symmetrical and the phase shift of the funda-
mental component of the output is dependent on the amplitude*
For this reason the output is not well suited to alternating
outputs o The operation in this case is similar to class B
operation of electronic amplifiers o The efficiency is high-
er, but the gain is lower than that of the case where both
cores are operated in sequence le
Operation with one core saturated and the other in
sequence II corresponds to saturation for either of the
other two types of operation*
The general case of this type of amplifier may be re-
presented by equation 5»1 for the output circuits^ and has
an arbitrary number of control windings of the series- dif-
ferential and parallel- differential types as well as a
bias winding The bias may be either alternating or direct
and may be applied by either a series or a parallel connec-
tiono The general expressions must therefore include the





5.1 Operation with Both Cores in Sequency lo
vrith both cores operating in this sequence both are
gated to saturation in the (n+l)^ half-cycle g and are reset
in the n • The reset is assumed to occur over the whole
n half-cycle, so that the instantaneous equations for the
core correspond to those of mode A2 as given by equation
2«13 when the gate loop current is zero*
I N = - Iq + GEgCaa)
1^ = -lo + ^S^(^)
5e2
5«.3
thNeither core saturates in the n half-cycleg both sat=
st
urate in the n+1 half-cycle. Then the average values of
both core voltages are zero for the cycles
Eg (a) + Eg(n+1) =0 5^^
E^(ffi) + E^(n+1) = 5e5
To account for a possible series bias the current in
such a loop is found from equations 4o13 and 4el4 to be re-
presented bys
n2r^
Eg(n) + E^(m)] 5.6
For the possibility of a parallel bias from equations 4.20g








For an arbitrary number of series-differential control
circuits, the sum of such currents is found from equation
4,15 and 4.16 to be:
I Nk-=-2.NtR7 =1 ttR--l^ LEg(»)-E*(.)J 5.9
J J J J j 1d^i
And for an arbitrary number of parallel- differential
control circuits, from equations 4e20e 4e21 and 4»22 the




) + E"(m) 5olO







Eliminating the control currents from the above current
relations and the two core-function equations 5o2 and 5e3
the core voltages are found for the n half-cycle to beg
Eg(a) =
E-u,:. in) I-u_ in)






















The output in the (n+1)^ half- cycle is obtained by
substractlng the above two equations » finding the difference
of the two voltages for the n half-cycle and using the
relations 5.2 and 5»3<»






The relations between the control currents are found




Nj [E^(a) - R^Ij(n)]= Eg(m) - E^(aii) 5-15
and for the following half-cycles
N. [E.(n+1)-R I (n+l)]= E (n+1) - E"(n+1) 5el6
Prom equations 5«12 and 5o13s
N^R. 2N^R„
and for the (n+1)^ half- cycle
Ej(n+1) - R^I^(n+l) = - [e^{J - ^;)IjU)] 5»18
The parallel differential control relations are found from
equations 4.20, 4,21 and 4.22,
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Then similarly to the above
s
[2E^(n) - Rr^rx'»'J~ '^ -1
_
, ^^ , 5.20
G/2 + y-ji- *l-f
^N^R. 2N R
and
2E^(n+l) - Hp^rx^^*^^ = -[2E^(!a) - Rrlrx^""^] ^'^^
The relations 5»1^, 5«17» 5.l8p 5 "20 and 5«21 are suf-
ficiently general to determine relative gainsg as well as
the input impedances for each variation of the half-wave
output circuits. Equation 5o1^ indicates the gain is de-
pendent on the resistances of the series-differential con-
trol and the parallel bias. If the bias is restricted to
the series circuit then the higher gain may be realized.
This is accounted for in the previous expressions by letting
N become infinite.
The commonly used connection for control is the series-
differential connection. For a single control with series
bias the output relation becomes?
N.E.(!a)









The control current in the gate half-cycle is






The average control currents for the two half cycles for
direct control then is
R^Ii = o E.(n+1) + ^ E.(n) = E. 5.25
The average resistance of the control circuit is then seen
to he simply the control resistance for direct controls
Assuming that the input power for any half -cycle may be re-
presented by the product of the average input current and







For the (n+1) half cycle?
E^(n+1) p
P (n+1) = -^ + ^— E.(n)E.(n+l) 5.27
For direct control in steady state E (n+1) =E^(n) and the
average power for the cycle iss
E^
^Jdc=l [^j(^)-^^j(^*l)] = -R^ 5e28
Which indicates that the input impedance in steady state may
be truly assumed to be merely the control resistance for
direct control
e
With alternating control E^(n+1) = "E^(n) and the aver-
age power input is there by
s
"P 2G1T^R




Then the effective input impedance for alternating control
is
2lac= ^1 [2 -^-i—] 5o30j L^
^^A^A
which may be less or greater than the direct controlled
case depending on the magnitude of N^ and G, In general
2
GN.R. is less than one at power frequencies so that the
input power requirements are generally less for the alterna=
ting control than for direct control*
For a purely resistive load the output current may be
written?
N.E.(n)
where R^=Rl + K,R,OS d L





The power gairs which may be expected for the series-
differential control with series bias are thens
K --I^ _!^ii__A 5.33
K - ^ 1 ^
P^"=
^3ao~ g(2.Gn2r^) Ro ^''^
Expressior 5«33 is maximum with respect to control resist-
2
ance when GN.R. is 2, In this condition the two expressions
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The maximization of power gain for the alternating
2
control case occurs where GN.R. is negligibly small with
respect to 2, and is twice the value given by equation 5.35»
It is noted that the expression for output in equation
5«l4 may be made some sort of maximum for parallel-different=
ial control when there are no series-differential or paral-
lel control windings?
E'l^Cn+l) - K,ET.(n+l
's*L d^L' )=l rx
!n)
G N, 5.36
under this condition, with a single control winding of
the parallel -differential type and series bias^ the input










The associated powers ares
R






















The power output for parallel differential control for a
purely resistive load from equation 5<»36g
2







T T» T 1
^rac - P^^^- j^2 G(i^.(jjj2 )
r r
In order to make comparisons between the series-dif-
ferential control and the parallel-differential control it
is assumed that the direct control resistance in both cases
is the same. Prom equations 50 25 and 5»41 then R must be
2R.. On this basis it is seen that where the maximum power
gain for the direct controlled, series°differential circuit
is obtained the power gain from equation 5*^4 is the same
as is given by equation 5»35» However there is no mathema^
tical limitation on the power gain for the parallel- dif-
ferential control and it is, according to this analysis^ a
high gain connection for half wave amplification which was
previously unreported.
The series differential control winding has been widely
used, and the voltage and current gains for the purely re-
sistive load with direct control are?




g _ L 1 5.47
'^i^° ~ h NAG *2 -^)
The parallel-differentially controlled amplifiers ^ for
direct inputs, have gains ofs
V - ^ 1 rr _ 1_ 1 5.48
^vrdc - Rq GN^R^ ""irdc R^ 2GN^ 5^4^
For a single control winding the maximum gains for
the series-differential control occur when GN.R. is negll"
gably small compared with 2. The limiting gains are then
K -il!£ K --^ 5.50
^J*° max
" h 13 dc ^^^ - RjR^ 5.51
Then the voltage and current gains are restricted to
some value less than the turns ratio. On the other hand the
gains of the direct controlled parallel differential ampli-
fier do not have this inherent restriction. The primary
reason is seen from the general difference equation 5»14 to
be the fact that series differential control circuits reflect
their loop impedances into all control circuits whereas par-
allel differential controls circuit do not. The polarity of
the windings in the parallel differential control is such
that on the average over a half cycle the impedances are can-
celled.
5*2 Mode Sequence I Limits.
In order to maintain the mode sequence it is necessary
that at no time during the reset half-cycle the gate diodes
become forward biased. The forward biasing can occur only
when the core voltage is sufficiently negative to overcome
the power source which is also negative in the reset half-
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cycle. The conditions for either core voltage to unblock
the gate diode are found for the output loop to bes
, C-(E - V^) for semi-bridge or center tap
j
BgC') ^ / \ { 5.52l^-(Eg -2V^) for bridge J
The values of E (n) and E°(n) were found for ex-
g g
presslon 5.12 and 5«13. If the inputs are positive then
the core 2 voltage is most negative and the inequality of
expression 5*52 will occur first for that core. The diode
forward biasing will not occur for either core if j, from
expressions 5«12 and 5«13s
']
Eg - V^l 5.53
where V-^ —^ 2V- for the bridge circuit?
The above should be read in the most general case in
terms of instantaneous rather than average values
o
The mode sequence may also be violated in the gate
half-cycle if either core voltage can become sufficiently
positive to prevent current flow. In order to determine
whether this can occur in this sequence it is necessary
to write the instantaneous expressions for the core voltages
and the gate currants in the gating period. If this is
done, it is found that such a condition can arise only where
alternating control and alternating bias are used. Blocking
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is an undesirable condition and can be avoided by using
only direct bias when alternating inputs are to be used.
However as the core voltages for the gate half cycle are
essential for design considerations j, they are derived
o
Prom the mode 01 core equation (2.15)9 with neither core
saturated, the core voltages for a resistive load are
found to be;
rx
E , E, . V^i \
.1".i ^^^r 5.54
where the upper sign is for the core 1 and the lower for
core 2. and where
s





E - V„ for semi-bridge
2Rg + R^ for bridge
R^ = ^ ^T ^o^ centertaTJ
"1 I ^' 2RAR. + R.)
^r * ^'^s* R + 2 R ^°^ seml-brldgeL d
2Rg + R^ for bridge
R^ = iKr "*" 2Rt for centertap
\ * 2E, + ^ }^ l^ for semi-bridge






After one core has saturated the core voltage is given (for
core 2) by:
E




* N.R. "Z.N.R. ~L 2N__^ ^
"A 5a55








5.3 Design Considerations for Mode Sequence I Operations
The cores may be biased so that they saturate half way
through the gate half-cycle when the control signals are
zero. In this case the relation between source and bias
may be obtained from the consideration that the average
value of the reset voltage must be the negative of the aver^
age gate voltage for both cores. The reset occurs through"
out the reset half-cycle » while the gate voltage appears for
only half the gate half-cycle. The gate voltage must then
be twice the reset voltage in order to maintain the equal
magnitude of averages. This may be expressed mathematically;
Eg(A2) + 2Eg(Cl) = 5»56













for direct series bias and a purely resistive load*
The linear operation of this type of amplifier has the
greatest possible range when one core receives no resets
and thereby has full output the following half-cycle, while
the other core is completely reset so that in the following
half-cycle, it will not saturate until the instant the gate
half-cycle terminates. In this condition, during the reset
half-cycle with both cores in mode AS, one core^ say core I„
has exactly zero reset voltage (E (n) =0), The average
s
value of the reset voltage of core 2 must be exactly the
same magnitude as its gating voltage in the next half-cycle
with core 1 saturated throughout the half-cycle. Then from
equation 5»12
E, (n) T-I_(n) E
^ N.R, ^ 2N N, R.11 r 1 1 5.58
y 1 - " ..2 T' 1
in order that E (n) be zero.
S







^ " N^R^ -^N^R^
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In the next half- cycle with core 2 saturated and with equa=
tion 5.58 still holding, then from equation 5.55
2 ""
sg






1 + G + )^.,2
^A
^i% ^d^j ^Vr ^
5e60
Then as expression 5 .59 must be the negative of ex-
pression 5.60 in order that the core just reach positive
saturation at the end of the gate half- cycle g, the relation




+ 2 1. G +




G + -~- +\ -p^ +)
r r"1% "h
Comparision between equations 5<>57 and 5 061 shows that
the two criteria for choosing bias do not necessarily give
the same value of bias. If the two equations are set equal,
then a design criterion may be obtained which will insure
symmetry of the output about the midpoint of the gate half
cycle. This is desirable for the situation where the out-
put is alternating and the phase shift is to be Ire-d at
zero on the fundamental component.
If the two equaions are set equal for the bridge cir-
cuit, the resulting design criterion is thatg
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Rs = \ 5.62
y 4— = -^ ^ ' 9'^ 5.63
For the centertap circuit the criterion for symmetri-
cal operation over the entire linear range of mode sequence
I is that?
7-4— =V^ +1-4— 5.64
And for the semibridge circuit it is impossible to
realize S3rmmetrical operation. From the results given by
equations 5 •63 and 5 •64 it is seen that symmetrical oper-
ation is only possible for series-differential control
windings, and the higher gain parallel- differential
control cannot achieve perfect symmetry of the output
wave form.
In order to make the most efficient use of the mag-
netic core characteristics, the maximum core voltage which
is obtained when one core is saturated should be just
sufficient to drive the core from negative to positive sat-
uration in exactly one half- cycle of the supply frequency*
The maximum voltage can occur when there is direct bias
and when the control is sufficient to completely reset one
core in the reset half cycle and prevent the other from re-
ceiving any reset, as in equations 5o58o Then in the follow-
ing positive half cycle, if this control is alternating, the




must provide all the magnetizing current as well as the
flux change. Then if the change in flux is to be limited




--^< 2* T 5.65
S
for the bridge and centertap circuits ^where T is the
period of the half- cycle. In terms of core dimensions and
properties?
E < 2fn A B 5 •66
s — g c s
The smallest core is obtained for the equality.
The gate windings, on the other hand, must be capable
of carrying the maximum average load current when one core
is saturated, and the maximum average gate current when
both cores are saturated. For midpoint bias both cores are
saturated for half the cycle when there are no control in=»
puts. The maximum gate currents for the source in this
case are, on an average basis?
/eg/(iRg '•' ^ * ^d^ ^®°^^ bridge
g max." ) e /(2R^ + R ) bridge 5o67
/ s s w
\®s' w center tap
When one core is saturated and the other unsaturated
the maximum gate winding current is approximately the load
current, neglecting the magnetizing current in the unsat-





e / ( R •>• R + Rt )
s/ s w L
semi-bridge
bridge 5o68
©g/ (R^ + R^) center tap
In order to obtain maximum power transfer to the load
for the semi-bridge the mixing resistor has the value
2 22 Rd =
^L 5.69
The maximum gate current is limited to twice the maxi-




center taps R > R,.
s — L
Then the heating current for the case where both cores
saturate half way through the gate half cycle is restricted












Then the gate windings must be capable of carrying half
the maximum load current » on the average*
Heating current density for amplifiers operating with-
out external cooling is limited to one milliampere per cir-
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cular mil. The wire size for the gate windings is then de=
termined by the load current requirements?
I
\u - 2 J
^^max
1 circular mils! 5»72




The core area available for gate windings is a frac-
tion of the total window area K , In this area all n^
V/go g
gate turns must be placed?
Then a measure of the smallest core^to meet the power
requirements of the amplifier, is given by the product of the
window area and core cross-section areao Prom equations 5e66
5.72 and 5.73:
. . ^
^s ^Lmax avR Pcircular mil-M^l 5.74
max wg s
Equation 5.74 indicates the smallest core size in gen^
eral which will be capable of controlling the required load
power
o
5.4 Operation with One Core in Sequence I and the Other in
Sequence II.
¥ith this combination of sequences the analysis is com=
plicated by the fact that the core operating in sequence I
saturates positively in the gate half cycle while the core
6, See chapter seven page 118
7. See chapter seven page 119
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in sequency II saturates negatively in the normal reset
half-cycle. The core voltage relations for core one in
sequence I and core two in sequence II are§
E^'(n) + E^'(n-l) = 5»75
E„ (n) + E^(n+1) = 5.76
g g
The average valuer for both cores are not available in
the same half cycle o The core-Dne voltage must be related
th
to the n half-cycle when it remains unsaturated. The core-
two voltage must be related to the gate half-;ycle when it
remains unsaturated. These relations are found through the
core functions. In the reset half- cycles
z! ^' = - I„ + SE„(n)H - ^0 • -^g."- 5.77
As core-one is in mode A2 throughout the half-cycle. In
the gate half-cycle;
Ig'(n±l) + ^^'^^^^^ = I^ + GEg'(n±l) 5e78
As core- two remains in mode CI throughout the gate half-
cycle.
The gate winding current in the gate half-cycle may be
written;
I "(n+l)





Eg - 2V^ bridge
Eg^













2 R. 2^s -^ ^7 + ^d
2 (2R3+R^.^ - RJ
)












The control currents are given in equations 5 •6 through
5.11 and are valid for any time by inserting the particular
half cycle where n appears in these equations
•




sd, E^,(n±l ) I^,(n±l) E,(n±l) I^^(n±l )
R^ '"o ** N.R, "*" 2N L N,R, Z. 2N^
'i^^i ^"q '-' ^'r^d
5o80
= [|-*-2^*)-4--)-r T-^ E (nil)
and that
fbii^^ fb^^^ !ii^^\ w^^T
N^R^ 2N ^ N.R. ^ 2N^ "^0
= [^ ^ -2^ *I-i-" ^I -2^ * -i- ] ^s^^)
11 rr 03 qq
^["2^ *)-i~*)-2^*-^] \'(^^
^NfR, ^2N^R^ ^NTR. 2N^R^ -" ^11 rr 00 qq
Then It may be shown by use of equations 5«75» b^l^i
5.80, 5.81, 5.1 and 5.15 through 5.21 thats
r ^cri E,,(n+1) I, (n+1) E.(n+1)
5 11 q J
5o8l
^
^l N.R * 2N *Z.N.R. ^L 2N^ * -^0-111 q d d r
.J^-I , ^bi(°-^ \ ^bo('^-^) y ^.l(°-^) X^rxt'^-^n
1- Re N.R. 2N Z. N.R. /l^ 2 N^ -^
p 11 q 2 2 r
= E X (n-1) 5.82

where X (n+1) may be any one of the following?
K^E^(n+l) - R'sl^(n+1)
Nj[E. (n+1) - R.I.(njhl)]
and where
Nj.L2E^(n+l) - Vrx^^^^^^
^ NjR^ ^2n;r^ ^^^3 ^\\














N^R^•o L o^-Q L •Kr2p ow22NZR^
r r
N^R. 2N^R^
H^R^ \-T -y 22NJR^
1 +-i- + -l
St
In steady state all quantities in the (n+1) half -
cycle are equal to those in the (n-1)^ half-cycle. For
direct control signals the control functions are identical
for all three half-;ycles. With alternating control signals
the control functions in the (n+1)^^ and (n-1)^^ half-cycles
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are the negative of those in the n hall -cycle e Then the
equation 5 .82 for steady state becomes
s
K X(n+1) = K^ + K^
where, with direct control and bias
_1K. = (G + ^)(G +
-T^ +) -4— + )' -^ + —r,—
)
NjRj^ ^ 2n;r^ N"R. 2N"R„
-i(_JL
^6 N^R^ ^ 2n:;R.














^ 2„ "A „2„ • ^,,2,NfR, 2N^R„ ^ N^R. 2NtR
5*83
+ \ -^r— +
r"r "3 "3 ""q""q
E
^i- + i^ +
N,R, 2N 2(G+-^ +
r r
+ =i* 1R6 ^
^
This expression may be directly applied to obtain the
bias level, as the output must be zero In steady state when
the control signals are zero. Then the bias necessary Is
obtained by setting K, to equal zero.
The gain for this type of operation may be obtained by
taking X(n+1) as the output. For example p with a resistive
load and for series control and biasg
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(1 -I- 'V/Rg) M,E^(n)




This connection is then very similar to that of the
single -core amplifier in its gain but has the advantage of
a reversible output. In instances where the output cir-
cuit resistance is small in comparison to the control re-
sistance the results of the analysis differ only slightly
from the single core amplifier, and the analysis is unnec-
essary except in establishing the bias.
The above is true when the negative gain for the cutoff
core is sufficiently low that the core saturates negatively
at very nearly the end of the reset half cycle
»
The power requirement for this type of operation is
roughly half that for operation with both cores in sequence
I, thereby allowing half the core cross-section area -
window area product for the core. However the gain is some-
what less than half that obtainable for the larger core.
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CHAPTER VI VOLTAGE RESET CIRCUITS
Any of the full wave output circuits of figure 4o9
may be used with either the commutated or commutated-dif"
ferential control circuits of figure 4ol0 to realize the
class of two core circuits known as voltage reset circuitSo
These circuits are two core adaptions of a circuit devised
by R. A, Rairey in 1951.
The commutating control allows for the isolation of
the gating core from the resetting corej, removing all core
interaction. The primary advantages of these circuits is
the half-cycle response, and the low input power require-
ments. For normal operation the input power is actually
negative as the commutating, or resets source causes cur-
rent to flow into the positive terminal of the control
sourc e
.
The analysis of the voltage reset circuits is quite
simple because of the core isolationo The analysis may
be performed on a single core for all mode sequences of
interest, said then the effects of two cores taken into
account on a superposition basis o This is possible as
only one core can be affected by either the input or out-
put currents for a particular half cycle.
The above is true under the assumption that the gat-
ing core's reset diode remains reverse biased, and that the
resetting core's gate diode remains reversed biased during
8 „Ramey, R. A., On the Mechanics of Magnetic Amplifier




6.1 Analysis with a Core Operating in Mode Sequence lo
With mode-sequence I operation core two is reset in
the n half-:;ycle, with the core-diode mode A2. Then
from equation 2.13 the core function iss
IJn)
-r- = - lo ^ GE^(n)




KM = E^(n) E'(n) - Vfc
c c c c
+ I. 6.2
The average value of core two voltage for the cycle
+ v»
is zero, as the core began the n half-cycle in satura-
sttion and ended the (n + 1) half- cycle in saturation.















The maximum output is obtained when the reset voltage in
the n^^ half-cycle is zero. This occurs when
E^(n) = E^(n) - V^^ - N^R^I^ 6.5
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The minimum output occurs when the reset voltage is
s tjust sufficient to balance the gate voltage in the (n+1)
half-cycle, so that the core does not saturate in the out-
put half-cycle. In this situation the core must be in
mode 01 throughout the gate half-cycle o The core function
for mode 01 isg
i° = I^ + Ge
g /
6o6
For all circuits except the semi-bridge the gate
current and the load current are identical o In the semi-
bridges
(Ro + H.r + R^/2) i' = e^, " e" + i e, 6.7
^ s V d' g sd g 2 L




"^ R^ + 2 R^
i° = e ^ - e»
g sd g
6o8
Then for a resistive loadg for all the output circuits
R, i' = e , - e'






for all but semi bridge
for the semi bridge
H * 2Ra
For a resistance load the gate voltage in mode 01 is
(G . i-) e-(Cl) = If - I, 6.10
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In order to maintain the core in the unsaturated con-
dition throughout the gate half-cycle it is necessary that
the core voltage in the reset half-cycle be the negative













In general it is desirable to have the minimum out-
put when the control is zero. The bias then^ is normally









Substituting the relation of equation 6.12 into the












The value of control for maximum output is:
N^E^(n) =
1+GN^R^
1 + G R, E^, - K^r.Sd 6,15
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And the gain from equation 6.4 is
All of the above results are applicable to the input-
output relations for the (n+1) and (n42 ) half-:;ycles
when the control voltage is direct for the commutated or
alternating for the commutated differential connectiono
6.2 Consideration of Other Mode Sequences*
Mode sequence I is the normal linear mode of opera-
tion. Other mode sequences are of interest if the ampli-
fier is to be operated to saturation or cutoff*
For saturated operation the control in the n half
-
cycle must exceed the value given by equation 6o15« When
this occurs, the increase first blocks or reverse biases
the control diodes. A further increase will not affect
the commutated control circuit, but will tend to unblock the
control diode of core-one in the commutated differential
circuit. However, as core one is also saturated, the in-
crease in control will not affect the output.
For cutoff operation mode sequence II occurs. This
mode sequence does not affect the output j, which remains at
the minimum
, because the cores are decoupled o The oper-
ation in this case only affects the control current.
6.3 Mode Sequence Limits.
The only remaining consideration then is that the re-
setting core's gate diode remains reverse biased for the
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resetting half cycle. The output current is given by
equation 6.13 before core one saturates and by 6.14 after.
The conditions necessary to maintain reverse bias on the
diode of the resetting core are tabulated in table 6.1^

































bridge 1 + aR„ f 1 + GRorR/
Table 6.1. Conditions to maintain reverse bias on gatediode of reset core during the reset half-cycle
«
It is noted that the doubler circuit tends to have its
gate diode unblocked for most of the linear range of opera-
tion. The fact that this does not significantly alter the
operation from the predicted indicates that the unblocking
in this circuit, which takes place after the gating core
has saturated, is not of very great importance. For this
reason it is more reasonable to expect that the unblocking
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which takes place before the gating core has saturated
(which occurs for a smaller value of control then Indicat-
ed in table 6.1 for the semibridge^ bridge and doubler) is
of much more critical importance.. The values of control
which will cause unblocking before the gating core has













1 + G R^ ^f
Gentertap Same as table 6*1
Bridge
R^-Rt -R^1 s
1 + G R
G(E^ - 2V_) + I^
s I




bridge same as table 6»1
Table 6.2 Conditions to maintain resetting gate diode
reverse biased prior to saturation of the gating
core.
Then the linear operation is maintained essentially
for all values of positive control up to saturation. How-
ever the negative region of control may show a slight neg-




The static characteristics of the voltage reset cir-
cuits are shown in figure 6 el. The limits of mode sequence
I are determined from equations 6.13 and 6.14 with the bias
set by equation 6.12.
6.5 Design Considerations.
The minimum size of core may be determined from con-
siderations similar to those of chapter five. The ex-
pression for the minimum core size for the voltage reset
circuits may be shown to be?





where Vj is 1/2 for 50^ duty cycle.
The input current is found from equations 6.1^ 6.2
and 6.12 for normal bias to bes
,
.
The input source power in linear operation is then
The voltage reset circuits are fast response circuits
with the voltage gain limited to the turns ratio. The
input power in the linear region of operation is negative
»
and the control source must be capable of absorbing this














E R.I.1 + GR^ sd 0-^0
Figure 6.1. Characteristics of Voltage Reset Amplifiers.
84

and any additional windings will destroy this property*




CHAPTER 7 DOUBLET AMPLIFIERS
The full wave output circuits^ used with control cir-
cuits without diodes^ provide the possibility of obtaining
high gain, greater than would be expected by the turns ratio.
This must necessarily be accomplished by some form of posi-
tive feedback. For these circuits the positive feedback Is
provided by the topology of the input circuits. The feedback
mechanism in these circuits occurs because the gating core
voltage is proportional to the negative of the output, as is
seen in equations 4»3 through 4.12* If the control circuit
is connected in such a way that the gating voltage of the
gating core is reflected into the control circuit in such a
sense as to oppose the reset of the resetting core, the feed-
back is negative* This is seen to ooour in the series- dif-
ferential connection of figure 4.10^ as well as the parallel
control connection. For the series control and the parallel-
differential control the feedback is positive, as the gate
voltage of the gating core is in the sense to aid the reset
of the resetting core.
Feedback in two-oore magnetic amplifiers is possible
only vrhen there is an output during the time that a core
is resetting. For this reason feedback is impossible in
half-wave output circuits, where both cores are gated to sat-
uration in the same half cycle. The use of feedback
though possible, is undesirable in half cycle response
circuits as it destroys the half cycle response. Feedback
in the circuits \'7hich alternate gate half- cycles, and have
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no diodes in the basic control circuits^ havo a natural feed-
back. Ab previously loentioned this feedback 3 s positive
for tiro of the four basic configurations. Then it is rea-
sonable to expect that the gain of these two circuits will
be higher than that of the basic amplifiei". The other two
control connections have nagative feedback and would not
seem to be high gain amplifiers. However they may provi,de
high gain if they are used as differential amplifiers^ where
the difference J a the outputs between two ad;Jacent half
cycles is the effective output.
Besides the natural feedback which occurs in these cir-
cuits, the fact that one core resets while the opposite
core is in the output half-ijycle allows for the use of ex-
ternal feedback. The magnetic aoiplifier May us? either
magnetic or electric feedback, or a corabination of the two.
The fact that external feedback can be realized makes this
class of magnetic amplifiers the most versatile of all
those discussed in this work.
In the operation of these circuits it is important to
maintain the gate diodes in their proper bias conditione
That is^ when a core is in Itra output hali-:ycle it is
necessai'y that the associated diode or dioder. le ^I'aintaiiiQi
in the forward biased condition. In the half cycle that the
core is being reset, it is necessary to maintain its asso-
ciated gate diode in the revar^e biased condltlo^n« If thsse
conditions are not maintained then the aniplifler character*
istics degenerate » If the {^^^its diode of xhs resetting cor«^ j

forward biased, then the sfficiency of the reset source is
impaired by the increLnental output iiiipedanoe which appears
to shunt the core* This leads to what is generally a drast-
ic reduction in gain, as the output loop impedance is us-
ually much lecf? than the core's dynamic resistance. If the
gating diode becomes reverse biased during the gating per-
iod, uien control is Ici:; for the interval and the gain may
be either reduced drastically, or may even become negative.
To assure that the diode bias conditions are maintain-
ed In the cli^^ulLs, it is necessary to determine the criti-
cal values of core voltage ar, which they are violated. For
circuits with purely rtisistive loads the critical core volt-
ages, as determined for the various output, loops, are given
in table 7«1. Thase relations were derived only for the
th
n half cycle where core I is gated and core 2 reset. That
the results are general may be determined by the symraetiry
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It is noted that, in cases vhere the unblocking of the
t
resetting cores gate diode is of critical importance, the
center tap circuit is superior to the incomplete bridge,
which in turn is superior to the bridge for direct outputs.
For alteiiiating outputs, che semibridge circuit is superior
to the doubler in terms of unblocking of the resetting core^
gate diode, but has the disadvantage of the resistive mixing
circuit.
In order that the high gain feature of these circuits
be realized, it is necessary that the cores be operating in
mode sequence !• That is, both cores must be in their high
gain regions J though operating in time translation from
each other. Mode sequence II is of some interest for some
applications, as it corresponds to the cutoff condition for
electronic amplifiers. The sequence combination in which one
core is operated in mode sequence I while the other is in
sequence II is of interest in the case of differential amp-
lifiers, but is not a high gain situation. The results in
the latter case are not very different from the half- /7ave
circuits.
T.le^alysis With Both Gores In Mode Sequence I.
In mode sequence I a core is gated to saturation in
the positive half-jycle, corresponding to core-diode modes
CI and Dl* In the negative half--:ycle of its source it is
reset, not reaching negative saturation, and is in core-
diode modes i2 for the entire half-3ycle. With this se-
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quence occurring in both cores, core 1 gates and saturates
in the n^ half-jycle while core 2 resets. In the (n+1)'
half cycle the roi .• • of the cores are reversed and core 2
gates to saturation while core 1 resets. It is therefore
possible to relate the gate voltage of core 1 to the output
th
in th*^^' n^ half- cycle through equation 4,11 and the gate
st
voltage of core 2 to the output in the (n+1) hr-lf-ojalrj
through equation 4.12* As the net change of flux in core 2
is zero for the cycle beginning with the onset of tho n "'
hall -cycle these core voltages are related by the equation:
LVp(n) + E^p(n+1) =
For an arbltra/ry number of series control circuits the
sum of the resetting currents are found from the average
values of the loops in equations 4, 13 and 4.14:
'I^»(n} r'E^(n)
N. F,R, L -
7»2
i ~- ^V'l
For the serles-llfferential control with an arbitrary number















E^(n) - E,/(n) 7.4
QO

ind for the parallel -differential case, from equations 4.20,
4.21 and 4o22g
I^'(n)
y W^^ y 1
/_. 2N^
E^(n) + E„'(n)| 7.5
These relations may be combined to eliminate the reset cur-
rents by the use of the core function which corresponds to
mode A2 as given in equation 2.13*
Ln s 2.13
The resulting expression:
rE^(n) nE^(n) nl (n) ri (n)
+1
7.6




Then the output difference equation is obtained by eliminat-
ing the core voltages from equations 4.11, 4.12, 7.1 and 7*6.
The result given in equation 7.7s
)
Rglj^(n+1) - K^Sj^(n+l) = K^ LVi 'L^^ L'^
2N„
K2[RglL(n)-K^Ej^(n)l +K^Iq + (1-K2)E
sd
7.7
A similar development between the (n+l)^ and (n+2) half -
cycles yields an expression which differs from this only in
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the signs of ••roltagss associated with the differential wind-
ings indicated by the subscripts J and r. The expressions
for K-, and K,p ars unchanged.
An examination of Kp,- regarding its effect cm the dif-
ference eqaatio?:3.9 shows that the series control circuits anc
the parallel differential control circuits exhibit positive
feedbacks, while the series differential and parallel con-
trols have nei^allve feedback, as previously suggested
o
.Inc'ther interesting point in the development is in the
expressisii-ci f i" the control with the parallel circuits. If
these had h^mi »Titten in terms of the terminal voltages
rather tlia:;i the oiurrents^ no interaction between the cores
would hare app--*cired in the output difference equation for
the parall'sl circuits o Similarly if for the series control
clrcuitSy the ccntrol currents had been taken as the vari-
ables, nc OQT-% interaction would have appeared in the equa-
tions. From these considerations it is preferable to con-
sider the Merles windings as voltage controlled and the par-
allel winding.^ as current controlled.
The series and parallel control circuits retain their
positive sign In -che difference equation, indicating they
are direct e.>jrit,c'C)I, configurations for ordinary amplifiers,
or alternati*!^; control circuits for differential amplifiers.
For straight air^plification the positive feedback of the ser-
ies contr:! yaake it more desirable than the parallel control
However fc'^' •diffyy'ential amplifiers the negative feedback Is
more desirable ^ a& it acts as if it were actually positive
in that appllr ai.lono Then the series control is Been to be
a natural ^ '£i.iig!i'ration for direct control of ordinary amp-
lifiers j while the parallel is the natural configuration for
differential amplifiers with alternating control*,
By similar reasoning the parallel differen-cial control
is the natural ccnfiguration for ordinary amplifier with al-
*arna.tln3: cr--nt-,^ whn* the •^eric.s ^ii fferential circuit is
natural for a differential amr>lifier with direct control.
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Direct series oontrol .and alternating parall"=:i-' dlffer-
enrial control are grouped as ordiaary amplifier control
conriguritionf:^ an-i the direct jit^rles-iif ferenti:!;"' ^nd al-
ternating parallel controls ar differential .ymplifit?r ordi-
nary i-;on i: rol -ont"! '^r'tratlonh- ^
7.2 Our,put Jir.ru It Aj-i-Ziysls for .bipllfiftrs Opf^ra^MnF; in
Sequence I-.
For the crolnary aaiplifler the difference equail.ori is
modified by letting" i.h? resistances with subscript?; ,1 r^nri q
become infinl'n nhiXe tb=^ a*;2:?net sted control voltages and
currents becoi'ie 'Z<'tc I'hen K.^ retains only the pt'«iti'/e
feedback tonrsy and the aifferr-nce equation between the
(n+l)^'"'''' half cycle aiid the (n-*2)^ Is ef the same fcirD ^fhen
the tennf; I^, reverse their ^lc.^..s ?^;ach half cyol^- hs Is ex-
pected in alternate in:; oont/ol ^:i:rxialSi
In steady state i-he oatpuc as ccnstant from cne half
cycle to the next^ r-e'illln:; thai equations 4-11 ^ml 'ul2
were defined in leriL^ Ql the ;-!j:!plitudc of the cuLput* In
this case the sic>i.dy ctate solution yields a gain lihich is
proportional to K. / ( 1 -X^ ^ . xhl s ywi .: i :nly p o 6 1 1 1 -^ e fe ed
-
back terms in K.,.,, lb Jie mverce of ch*:; aynanic w-or^ co.a~
ductan^e G. Then in steady states for straight ainplifica-
tion using series control fox direct signals and parallel'"
differential control for alternating si£;n.alSs, the laput-
output relation is;;
i:*
^s-^L ^d-'L ^^ G N,R, * 2.\V ^sd1 1. r
A measure of the dynasiic oharaeterictlc of the self =
saturating magne">.ic amcllfler is obtained by ccnsia^iring
the step responses ^.ho time response to a step change of
direct control, or a step change of magnioude foi- ih-^ cl-
temating control. Vhe rise time cf the amplifier is de-
fined as the number ox haif-'Cycles necessary for the amp-
lifier to come '.'ithin l/e of the difference bet'iTcen the
initial and final vjlueLU
:!">

V/lth the sx^p input applied ^l tiie beginning of -3 half-
cycle the output In that ha-Af cycle remains thv sa^ie as
the previous st'^&Jj i-:it'^te-^
R3lj,(0)-K^E^,(0)
Ks^I,(1)-Vl^^ •"- /.







In the half^^jcle fc^llo-'tiJag the step Input th^^ ^ut.cot chan-
ges:
«sIl(2)-Vi(2
aC »vA -ST. , IJ JL' <, ,'w ;
V',11
The output In th^ secon-l >.:3.1r-C'yc\'r m^y b* nianipul^t^'d to
obtain the ressults
KsIl(2)-Vl(S'^










Then for the third half-cycle uie output bacomeii-












And for the fourth halrf -:yela;;^
th
For the n half->cyclef aftr,^ ^ ;•:,=. tep change has
halfththe difference betwaftji th& output In the a " '"-"^








h^ i.i 1 (1J=^I (0)
^> > I'. 2BT
7.16
As K^ is always lei^-s- In -2^=1,2^1 tilde than 1 the avsii-
mation may he pist Intc clc '- '^ fr^r^ as;

c^o n-2 oO
C^2= r:fc =C ''2*E K) 7el7
;3=o J=o ;)=n»l
.n-1
Factoring out Kp from the last term the partial summa-
tion may then be written
s
n-2 K, n-1 1-K, n-1
Kp l"°Kp 1-K, l-K,
7.18
The steady state condition occurs in general when the num-
ber of half-cycles becomes infinite o In this case K?^
becomes zero as Kp is less in magnitude than one. The dif-
ference between the initial and final values is theng
l-K,
)"lj.x(0) ^ 19I •
thWhile the difference in outputs between the n half-cycle




1^ ^^"^2 ^ ^A
7.20
Then in order for the above difference to be 1-l/e of the
final difference it is necessary that?
1K^\''^ = «"^ «^ ^ = 1 * i^TTk. 7.21
In this development it was assumed that n was a
continuous variable. The discreteness of the number of
half-cycles causes an indeterminancy in the exact rise
timeg and the rise time is taken as the next Integer value
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above that given by equation 7»21
.
7.3 Limits of Sequence I Operation for Ordinary Amplifiers.
The limits for mode sequence I may be defined from the
physical action in the cores. The maximum output is obtain-
ed when the core average voltage in the gate half-cycle is
zero and the minimum when the core does not saturate in
either the reset or gate half-3ycle. The latter case oc-
curs at the boundary between mode sequences I and II. For
the ordinary amplifier the maximum output is easily defined,
as both cores operate in the same manner, so that when one
core is at maximum output the other must receive no reset
flux. This occurs then in the n half- cycle when the core
2 voltage is zero with core 2 in core-diode mode A2 and
with Corel in core-diode mode 01. In this situation e =
and e ' is given by equation 7.6 and must be zero. Then
S
the maximum output for a straight amplifier occurs at the




The value of 7*22 inserted into the steady state equa-
tion shows that
(^s'^L- Vl^ = E , 7.23
maximum
In order to find the condition for minimum output it
is necessary to find the expressions for e and e ' when
core 1 is in core-diode mode 01 and Oore 2 is in core-
diode mode A2. In a more general case it would also be
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necessary to find the voltages with these modes reversed.
The amplifier is symmetrical and in steady state the expres-
sions for the reversed case are the same as the case consid-
ered*
Equation 7.6 taken as an instantaneous relation is the
relation between the core voltages derived from the core
function of core 2 in mode A2. Equation 2.16 is the appro-
priate core fuEction for core-diode mode CI. This shows
that an expression for the gate circuit current is required
for the solution.
If a resistive load R-. is assumed, then the solutions
for the core voltages with core 1 in mode 01 and core 2 in
mode A2 are given bys






^N,R, + I. -G.^*r-2- *r^i















Incomplete bridge ®so~®s"^^f ^o~ ^^^L
center tap
^so=®s"^f ^o= V%
bridge %o=%-2Vf ^0= V^
doubler
^so=^s-^f ^o= V^L
semi -bridge eso=%-^f V \ ' R^ l 2R^
In order to obtain minimum output the core must not
saturate in either half cycle, gating or resetting, so that
It must operate in a degenerate sequence I of On and A^*
and the averge of the core voltage for both modes must be
zero* Then in steady state with minimum output, e in mode
CI plus e ' in mode A2 must be zero. From this criterion
S
the minimum output for mode sequence I occurs when:
1 -, ni.
(aa . I-) ^Vi ^ ^° r ^0 ° 7.26
In order that the amplifier be able to operate between
the limits given by equations 7.22 and 7.26 it is necessary
that the diode biasing conditions remain valid. The mode
combinations of interest are one where core 1 Is in mode 01
and core 2 in mode A2, and the other where core 1 is in
mode Dl and core 2 in mode A2. The latter case, being simp-
ler, is investigated first.
^fhen core 1 is saturated it is impossible for the gate
diode to be back biased while the source is positive. Then
in this situation it is only necessary to determine the con-
dition of the gate diode for the resetting core. The re-
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verse bias limits for each of the output circuits are given
in the second column of table 2.1, while the core voltage
is given by equation 7 •6 when it is taken as an instantan-
eous equation with e =0. For the straight amplifier
®g " ^ N^R, ~ 2N^ "^ •"• 7.27
1_ ~TX
and this must remain greater than the right hand member of
the Inequalities of table 7.1. With core 1 saturated the
requirements for the resetting diode to remain reverse bias-
ed are given in table 7*2
vnien core 1 is in mode Gl and core 2 is in mode A2 the
criteria to maintain the gating diode unblocked is found
from equation 7.24 and the first column of table 7.I. The
resulting inequality is expressed in terms of e and R
as given after equation 7.25:





As the direct-control currents are negative in mode
sequence I, it is impossible that they block the gate diode.
However it is possible for the gate diode to be blocked
with alternating control.
In order to prevent the resetting core's diode from be-
coming forvrard biased, the right hand column of table 7.1
must be satisfied. Solving for the load current for each of
the output loops, using equation 7.25 for the gate voltage


































Table 7 •2. Necessary conditions to prevent reset
diode unblocking when the gate core is saturated.
Values for R given after equation 7* 25* R = source
resistance, R^ = diode forward resistance; R^ includes
R , R^ and winding resistance R^.
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For the Incomplete bridge circuit:
G '1 -f







- G (G +














(G +7 i- ^'i ^)(1 + -^) + i- ) -rx2N
> . Ge (G + -^ 4 '^)(1 + ^) H. i-
.v,|.a.^).i_^ G+)^^0-^
-2 1. •)( Rt Rt^ * r) * ^ R^ 7.30
102


















> -a^. (a*/-f- +;-7—)(i- ^)t |-
1 J 1 r
-21
J L I J.
For the seraJ -')rid?ft circ».'t-';t:
R J. R •. -I
ii-r +»:. .kj, i\,L a C
il.
R.














\.^2R^ — ) * R
c
G 4- / •• /2 -2
R. R,








In order that the amplifier operate over the whole
range of mode sequence I. it is necessary that none of the
inequalities expressed in table 7*2, equation 7«28 and
equations 7 •29 through 7.33 be violated. For the general
amplifier with both direct and alternating control it is
difficult, if not impossible, to give the exact limits of
the sequence, or to say whether the diode bias conditions
are violated, as the dependency of the various conditions
do not have any direct correlation. In order to show the
effects of the restrictions placed by the inequalities it
is necessary to consider more limited cases.
For a direct controlled amplifier the problem of
reverse biasing of the gated core's diode cannot occur, and
it is only necessary to determine whether forward biasing
of the resetting core's diode may occur. Prom equation 7.26
the value of control for minimum output with only direct
control is shown in figure 7.1. If the amplifier does not
experience unblocking of the reset diode then a more nega-
tive value of control will cause the amplifier to operate
in mode sequence II as indicated by the dotted line to the
left of the minimum point. If unblocking occurs at a less
negative value than for the minimum point, the gain will be
decreased as shovm on the dashed line until some new mini-
mum is achieved and the slope will then become negative.
The mode sequences for the dashed line are sequences III
and IV and are generally undesirable. It is seen in table


























diode unblocking are not fixed with respect to the character-
istic, but are functions of the circuit parameters. In the
design of direct controlled amplifiers these inequalities
constitute design considerations which may be critical.
For alternating control the minimum theoretical output
is zero* However a comparison of the value of control which
causes minimum output, with critical values for the diode
bias conditions , shows that the diode bias inequalities are
violated at ve:.y nearly the same value of control as is
necessary for minimum output ,in the part of the half cycle
before the gating core has saturated. Then it is unreason-
able to expect that the minimum output of zero is attainable,
as the piecewise linearization of the diodes is a poor ap-
proximation at small values of currents, and the greatest
deviation from theory is to be expected where small diode
currents occur.
The theoretical characteristic for a straight alter-
nating controlled amplifier is shown by the solid line in
figure 7*2. In laboratory measurements using the center tap
output circuit the results were of the form shown by the
dashed curve.
The zero output which is theoretically possible for
alternating inputs is often desirable in amplifiers. The
fact that it is not attainable in practice, or only attain-
able with difficulty, does not invalidate the foregoing
analysis. It indicates that the alternating control cir-
cuits are capable of a lower minimum output than are the
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direct control circuits. However the alternating control
circuits have the unfortunate property of reverse biasing
the gate diode, which prevents the zero output point from
being reached. The practical conclusion reached was that
tha use of a small direct bias for alternating circuits
will allow a lower minimum, approaching but not reaching
zero> and that an alternating bias in direct controlled
amplifiers can be used to decrease the minimum output for
9
those circuits.
7 '4 Input Circuit Analysis in Mode Sequence I.
In order to determine the input characteristic of the
amplifiers an input difference equation is derived in a sim-
ilar manner to the output difference equation. However as
both cores are affected by the input terminal conditions in
every half-cycle, it is necessary to use the relation for
the reset voltage of the resetting core in each half-cycle.
In addition to equation 7 •6 in the nth half-cycle, a simi-
lar expression for e^ in the (n + 1) half cycle is re-
o
quired. Prom equation 4.14 through 4.22 expressions for
the core 1 control currents are developed similarly to equa-
tions 7«2 through 7.5 with sign changes occuring throughout
expressions 7.3 and 7.5, and in the core voltage terms of
expression 7.5.
Then solving these new equations with equation 2.13,
the counterpart of equation 7 '6 is found for the (n + 1)^^
half-cycle to be:
9
"Magnetic iimplifiers with A. 3. Bias" LtCDR B.W.Oompton,




TO. (n+1) VEjn*l) ri„^(n+l) Tl (n+1)
- KoE'(n + 1)
For any single direct control loop;





N. E, (I'lfl) - R, I, (n+l) ~ E. (n+1) + E'(n+1) 7-36





= Eg(n) - E^(n) 7.37
and
N 2E (n+1) - R^I (n+1)
r r rx
= E (n+1) - E'(n+1) 7.33
4s the differential amplifier expressions are quite








E,(n+1) » R 'I.(n4l)U E.(n+1) - e' (n+1) 7.40
And for any sin-zle parallel control input:
N.
q
2E (n) - H I (n)i - E (n) + E'(n) 7.4l
q ^3C g
and
N, 2E (n+1) - R I^^(n+l)| = E^(n+1) + e' (n+1) 7.42
q q qx j g g
It is noted that solutions for the control difference
equations for the series and parallel controls are of the
same form, and that solutions icr the differential arrange-
ments are of the saiae form* That is, all of the additive
xJOo

connections vxlll have one form of a difference equation, and
all of the differential connections another form. Then it
l3 only necessary to determine the form of the Input dif-
ference equation for the ordinary amplifier input circuits
and the results are applicable » under proper substitutions,
to the differen-ial amplifier input circuits.
7.5 Control circuits for Ordinary topliflers.
lillffiinaiins zlie core /oltages from equations 7 I, 7 •6,
7.34, 7*35 and 7.36 tne input difference equation for a
direct control input is found to bes
^1 |-^i(Ji+l)-RiIi(^+^ '^2% E^(n)-R^I^(n]=K-L




Per the alternating control circuit the core voltages
are eliminated from equations 7»ls 7*6, 7.34, 7.37 and 7.38









2N. + I 7.44
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Some rather important conclusions may be drawn from
the above two equations. For ordinary amplification vrlth
the terms with subscripts j and q deleted, the steady
state Input Impedance for direct control Is simply the
input loop resistance. This Is seen by letting all terms
E.(n+1) = Ej^(n) and all terms ^^.^M = "
^rx^^*"^^'
However the Input voltage at the alternating control
terminals does not have a simple relation to the associated
current, even in steady state. Hence a phenomenon occurs
in these amplifiers, with mixed control circuits,where
there Is a coupling from the d.c. windings to the a.c. wind-
ings but none from the a.c. windings to the d.Ct in steady
state*
For an amplifier with only a single alternating control
winding the steady state control voltage Is:
R
F - T -^ 1 +
r r
. JE^ 7.45
The effective value of input resistance in steady
state may then be much greater than the two resistances
R in parallel for the alternating controlled amplifier.
A comparison of the differential gains in an amplifier for
alternating or direct control shows that for a pure resist-
ive load:
K,„ = rj^ = i 7.46
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V ^!l - __!l_ "r 7.47
r r
Kpv. = K,^ Kp^ = p ^ 7.48Pr ir Pr (r^+k^r^)^ 2G(1^Gn2r^)
For the direct controlled amplifier
^h 1K
K




In order to obtain high gains it is necessary to have
GN R <^1. If this condition is met, then an Inspection of
the above gain expressions shows that high gains of voltage,
current and power are possible for direct control. However
the voltage gain for the alternating control is limited to
the turns ratio, as was found for the half cycle response
circuits. Then the alternating control, while being capable
of yielding high current and power gain is limited in volt-
age gain. This further emphasizes the previous statement
that parallel controlled amplifiers are best considered to
be current amplifiers.
In considering the use of feedback connections in a
doublet amplifier, the above results, ( Doth the input dif-
ference equations and the input impedances in steady state),
Indicate that direct feedback windings are preferable.
Ill

First from the input difference equation the alternating
input voltage is seen to cause additional interaction with
other windings. Secondly the feedback is seen to be less
efficient for alternating feedback because of the higher
input impedance, coupled vrith the fact that the parallel
control is a current control.
One of the principle advantages of direct controlled
amplifiers is the fact that a magnetic feedback may be used
to increase the gain without affecting the input resistance
in steady state. This is a direct result of the considera-
tion of the direct -control input difference equation. The
magnetic feedback is accomplished by supplying an addition-
al winding with a voltage which is proportional to either
the load voltage or the load current as desired. If this
voltage is fed back in a positive sense, the gain of the
amplifier may be increased by an arbitrary amount, even to
the extent that the gain becomes negative. The amplifier
then exhibits instability with a characteristic similar
to a relay with hysteresis.
If positive feedback is adjusted to give infinite gain
then the amplifier may be used as an operational amplifier,
as described by Geyger in his self-oalanced circuits.
This is accoumplished by the use of electric feedback in
addition to the magnetic feedback.
Geyger, W. A. - Magnetic Amplifier Circuits , Gh. 15
McGraw-Hill, New York, 1957
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7*6 Amplifiers with Both Cores Operating in Mode Sequence
II.
Mode sequence II is the operation most closely analog-
ous to cut-off operation in electronic amplifiers. If an
amplifier is to be operated in this sequence, then its an-
alysis is essential for design considerations. The gain in
this region is small in magnitude relative to that of mode
sequence I.
Perhaps the most important consideration for the se-
quence is its limits due to violation of the diode bias
conditions. The limits established in the previous section
for the cases where the gating core is unsaturated and the
resetting core unsaturated are valid also for this sequence.
However in this sequence the gating core does not saturate,
whereas the resetting core does. When this occurs it is
no longer possible to forward bias the resetting cores gate
diode, but it is quite possible to reverse bias the gating
core's diode when alternating control is used.
The criterion to prevent the gate diode from blocking




The above expression, expression 7.28 and the appro-
priate one from expressions 7.29 through 7.33 must all be
satisfied in order that the sequence occur.
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The output difference equation for this mode sequence
Is obtained from the input loop equations as used for the
Input difference equations of the previous expression, be-
cause the core which does not saturate in the n half-
cycle is core 1, and core 2 does not saturate in the (n+1)^
half-cycle. The appropriate voltage relation for this se-
quence is therefore?
E„(n) + E„(n+1) = 7.53
The core function equations are, for the gating core,
in mode CI:
^e*lk=h*<'^K 2.15
Then substituting all of the control currents and the




/n.R, - j 2N,1-1 L^^T % ^° -I7 ^g(-)
^0 7.54
assuming a purely resistive load.
Substituting the control currents and gate currents
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I (n) = E (n)
7.56
7.57
Then solving the above four expressions together with
equation 7.53 to eliminate the core voltages the output























/ Vi 2N. R. - I. + Esd
7.59
The steady state gain for direct control is negative.
Expression 5.59 Indicates the slope to be positive for al-
ternating control, which is reasonable only if the output
remains positive. If the amplifier has been adjusted for
minimum output in mode sequence I, then the sequence II
operation of alternating control should not be expected to
occur except over a relatively small range of values of
control.
Typically the dynamic core conductance for power fre-
-1 -6quencles is in the range of from 10 -^ to 10 , so that it
may be expected that I/Rq is the dominant term in the co-
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efficient of the control terms of equation 5«59. If this
is true, then for all output circuits except the semf- bridge
R'+K,R.=Rrtt and the current gain to be expected is simplysal u
the turns ratio for direct control, and half the turns ratio
for alternating control,
in examination of the output difference equation shows
that there is not a half- --ycle delay before an input change
affects the output. By analogy with the development of the
rise time for mode sequence I the rise time in half cycles
is:




In many circuits at power frequencies the rise time is
comparable to a half- cycle.
7.7 Design Considerations for Tvro Core Mpliflers.
The selection of a magnetic core is based on the load
requirements for the amplifier. For the amplifier to be
able to operate to the minimum output, the core must be
able to support the source voltage for an entire half- cycle
without saturating. The source voltage is necessarily larg-
er than the maximum required load voltage.
In order that the core be able to support the source
voltage for a half cycle without saturating:
T^ T = a-Pg = SA^Bg 7.61
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where T is the time of a half cycle and is equal to l/2f
where f is the source frequency. Then
but
therefore
^^ ^- ^f ^rrK'^c 7.62s — g c s
lLmaxRL<Es ^'^^
*'^g^oBs>lLmax\ "^•^^
Prom heating considerations the gate windings must have
wire of sufficient cross sectional area that the tempera-
ture does not rise significantly above ambient. For ampli-
fiers operated without cooling, the range of current densi-
ties is from 0.8 to 1.25 milliamperes per circular mil of
wire cross section area. The heating value of the current
is its root irean square value. If the current in the gate
winding is considered to be purely a pulse-width-iiodulated
current occurring on alternate half-cycles of the source,
then for maximum output the wave form is shown in figure
7.3(a), and for half the maximum output as in figure 7.3(b).
For any arbitrary saturation time t between zero and
T, the effective heating current is given by









Figure 7 •3 Approximate wave forms of gate current for one
winding. (a) full output, (b) half output.
If the duty cycle of the amplifier is well known then
the average current is knoim, and the wire size selected.
For an amplifier operating In only the linear range (mode
sequence I) the average effective current is taken from the
case where t is t/2. Then the effective current is l/2
of iLmax "^® above is tru- only in those cases where the
load and gate current are Identical, which rules out the
semi bridge. However a similar criterion based on the per-
centage of gate current going to the load may be developed.




based on either a duty cycle or, "or linear amplifiers, the
above. A wire sj ze may then be chosen from a table of
varnished wire sizes. For a more general method it is assu-
med that wire sizes vary continuously so that the wire size
is based on criterion of one milliampere per circular mil.








Acu = l°^^lMax 7.68
The window area of a toroidal core may be filled only
to a certain percentage by the windings. The total avail-
able window area for machine wound cores may range from
0.3 to 0.6 of the total area. In a magnetic amplifier with
bias and feedback windings a reasonable approach is to
assign half of the available window area to the gate wind-
ings* Then the n turns are allowed k of the total
g wg
windOTrj area, or
n A = k A 7.69
g cu wg w
and k A io"\ A
S
*^cu ^^Lmax
If, for a particular design, A.,, is determined from
current requirements and the above expression does not re-
quire equation 7.68, expression 7.64 may then be written:
_




^cu ^Lmax ^°^^^ ^
7.71
Prom which the following expression determines
the minimum core size which may be used:
A A ^ cu Lmax _ Lmax r, r-,^
° wg s
Magnetics Incorporated Catalog TWO 300, Magnetics Inc
Butler, Pa. 1962 pp 17, 60 & 61.
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In a basic circuit, that is one with only a single con-
trol winding, the gain and rise time are opposing functions,
in that an increase of gain corresponds to an increase in
time constant. If a design of a more complicated circuit,
with multiple controls including bias and feedbacks is used,
then the ratio of gain to bandwidth is invariably less than
for the basic circuit. Therefore the basic circuit of a
single control gives the highest attainable ratio of gain to
time constant • This basic circuit is then used to develop
a criterion for selecting the largest permissible core
which may be used to meet gain and rise time specifications.
If the gain and rise tlmej or the associated bandwidth, are
specified, then the development begins with the rise time,
which is independent of whether voltage or current relations
are required. The rise time is given by;
Then
n.
> =nT = ~= —^ t^ 2f 2f 1 + 1/ nVK,




Kg - EXF {- V(2f -1)
Prom the definition of K,
IVn^R. + L''2A
-jL.^leiJr:rrr









1-K. r 1 V 1
/ -r— + / r 7.76
Oonslderlng a single direct control winding, the gain
may be written from the characteristic in mode sequence I
froni figure 7.1:






Sirnllarly to the development of equation 7*62
E











And from equation 7.76 with a single direct control:
1-K^
then
2 ""V ^1 >GN R - —"• —
















The maximum core size is then determined in terms of the
available input power and the rise time:
^tT-l
_j(AEj^)^Rj^ Kg ^P^[e ^-^'"-^-Ij
^^33. . . y^P. e ^"^ ll
"^c^c - 2^f^Jmg i-Kg - 4f HBg
Expression 7 •83 determines the maximum volume of the
coret ^^^ thereby limits the maximum core size. Expression
7.72 determines the smallest possible core size in terms of
the product of the core cross-sectional area and window
area. Per a set of specifications involving maximum load
power, maximum input power and rise time to be realizable,
a core must be able to satisfy both of these Inequalities.
If the operating frequency is fixed, then the only variable
for the designer is the type of core material.
Expression 7*83 determines the maximum core volume for
a single direct control winding. If multiple windings are
used, then the maximum volume must be less. If alternating
control is used the volume will also necessarily be smaller
as the input pov/er requirements are greater to obtain full
swing of the output as indicated by the power gain expres-
sions 7.48 and 7.51.
7.8 Differential Amplifiers with both Cores Operating in
Mode Sequence I.
In differential amplifiers the effective output is the
difference between the outputs in two successive half cycles.
Por direct outputs the appropriate circuits are the doubler
and the semi bridge, which then provide a polarity rever-
sible output. The appropriate alternating output circuits
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are the Incomplete bridge, the bridge, and the centertap.
Thus it Is seen that the direct outputs have a component of
alternating output Trhich must be dissipated in the load,
while the alternating output has a direct component which
must also be dissipated in the load. With both cores oper-
ating in sequence I the unwanted components of output are
essentially constant over the linear range of operation.
These circuits differ from the half-wave circuits in that
the dissipation of the unwanted output is accomplished in
the core circuits rather than the load. Another point of
difference, the one which makes these circuits valuable, is
that the full-wave differential amplifiers may utilize ex-
ternal feedback, which is not the case with the half wave
circuits.
The output difference equation (7«7) and the input
difference equations (7.43 and 7.44) were derived from a
sufficiently general point of view to be used for the dif-
ferential applications. These were written for the n and
St(n+1) half-cycles, and may be extended to the relation
between the (n+1)^ and (n+2)^ and half-cycles by observing
the basic symmetry of the parallel control circuit and the
asymmetry of the series differential control:
R^Ij^(n+l) - K^Ej^(n+l) = K^
)
+ K^ W""^ " Vl(^]] ^ (1-^2^ ^sd 7.85
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The Input difference equations for the series-differential
connection is seen from equations 7.^0, 7.41 and 7.37 » 7.38
to be of the same form as for the parallel -differential
control relations:
Njp.Cn+l) - R I (n+l)j -¥ K^N. ^E^(n) - R^Ij(n)]
= K.
E.(n+1)-E.(n) \ I^^(n+1)+I„_(n)
N,R, / 2N. -"o
r^ 4
7.87
and for the next half-cycles




rE.(n+2)-E.(n+l) ri^^(n+2 )+I ^(n+1)
-) _j —Ac^ ^ )_ai ai +21
7.88








And for the (n+1)^^ and (n+2)^ half-cycles:
\E2Eq(n+2) - RqI^^^(n+2)_ 2E^(n^l) - Rql^^(n*l)]
= K.
•








Kg = -K^ ^ .V- 1
J J q q J
7.92
Solving for the relations between the n and (n+2)^ hal:
cycles from the above:
R^Ij^(n+2)-K^Ej^(n+2)=K-^
7.93
+ K* R;iL(n).K^E^(n) ^ %(1^K2)I^*(1-k2)E3^














I (n+2) ri (n+1) ^^^aJ^)
2N ^ ^2V 2N * ^2/ 2N
- 2K.
1 t+'^s]
And for the alternating control windings:
\^2Eq(n+2)-R^Iq(D*2)j -K|N^ 2'Ec(")-Vq(''>
•E.(n+2) E.(n+1)








I (n+2) ri (n+1)
2N. V-L ^2V 2N - K,i
h^^^
2/ 2N
In steady state the outputs in the n and (n+1)^
half cycle are the same- The alternating inputs are constant
in magnitude from one half- cycle to the next, but alternate
their sign.
Then in steady state the output in the (n+2) half
-










And in steady state the output in the (n+1)^ half-oycle is











1^ ^0 ^ ^sd 7.97
The differentia}, output if? one half the difference between
the output in the (n+2)*^ half- cycle and the output in the







Prom equations 7.91 and 7«92
\ !4!:il
^N^-i^(n.i)




This it is seen that the negative feedback inherent in
the series -differential control and straight control wind-
ings is an effective positive feedback in differential ap-
plication. The gain of the differential amplifier is the
same as the gain of the ordinary amplifier.
7.9 Control Oircuits for Differential Amplifiers.
For the direct control windings in steady state the
input relation for the (n*2) half-^ycle is found from
equation 7.94 to be:






.iiid the steady state value of the input relations for the
St(n+1) half-cycle from equations 7-87 and 7clOO




The average input impedance for the direct control is
seen to be the control resistance R . e Though an alternate
ing component appears in the current of the series-differen-
tial input circuits, it is of constant amplitude and inde^
pendent of the control voltage.
The alternating control input relations in steady
state for the (n+2) half-cycle are found from equation
7.95.






"d^j t 2N 7.102
StThe steady state input relations for the (n+1) half-cycle
from equations 7.89 and 7 .102 are found to beg
N 2S^(n+l) - R^I^^(n+l1





The averase input voltage is the average magnitude of
the above two expressions talcing into account that the sign










The magnitude of E (n+2) is seen to be the same as
that of E (n+1) *.f I changes sign but maintains its
q » qx ^ ^
magnitude between the (n+1)^ and (n+2)^ half- cycles. The







which is of the same form as was found for alternating con-
trol of the straight amplifier as given in equation 7.46.
It can be shown, by the same method as was used to
determine the rise time for the ordinary amplifier^ that if
a step change of input occurs in the n half cycle the




R'lT(n+2k)-K,E, (n+2k) = K,







As Kp is less than one, the final value is obtained by
lettin e, Kp^ go to zero. The rise time in half -cycles may
then be found by comparing (1-e" ) times the final value to
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the value 2k half-oycles after the input change. Then the
relation is necessarily:
0\r -.1
1 - K^ = 1 - e 7.107
or




where 2k is the number of half cycles necessary to obtain
(1-e" ) of the final change. 2k then corresponds to n . The
rise time for the differential amplifier is then seen to be
essentially the same as for the ordinary amplifier. The
lack of the additional one half-cycle is due to the fact
that the difference equation used gave outputs in only
every second half- cycle.
7.10 Bias considerations for Differential Amplifiers.
For both cores to be operated in mode sequence I it
is necessary to supply external bias which affects both
cores in the same sense. As was seen in the ordinary amp-
lifier analysis an alternating control tends to reverse
bias the output gate rectifier, so that for alternating
control the bias should be direct. On the other hand the
alternating bias will allow a lower minimum output than
the direct bias. Hence for direct controlled amplifiers an
alternating bias is somewhate superior. The bias in gen-
eral should reset both cores to zero flux in their reset
half-cycles, so that in the absence of any control the cut'-
put for each half-cycle is half the difference between the
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maximum and minimum outputs.
It is desirable that the bias circuit be of the same
type as the control circuits so that it will not cause any
regeneration between half-cycles and thereby diminish the
effective positive feedback between every second half-cycle
«
Thus alternating bias should be applied by the series-dif-
ferential configuration and direct bias by the parallel cir-
cuit.
The bias is adjusted to give the maximum linear range
of control, \fhen the control is sufficient to prevent one
core from having any reset in its reset half-cycle, the out-
put will be maximum for that core in the following half-
cycle. During the time that the maximum output is occurring
the other core should be completely reset so that in its
gating half cycle there will be the minimum output e When
the maximum output core is in its reset half cycle it is in
core-diode mode A2 and the minimum output core is in its
gating period in mode 01. For the minimum output for this
second core to occur and for the maximum output to occur in
the following half cycle while still maintaining the mode
sequence (this is the limit of the sequence) 5 then voltage
of the resetting core must remain zero throughout the half-
cycle, and the gating core must reach saturation at the
Instant the half-cycle ends.
In the following half-cycle the output core is satur-
ated, as it was not reset, and the resetting core is in
mode A2 throughout the half-cycle* In order that the reset-
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ting core be completely reset Its average voltage must be
the negative of its gating voltage. In steady state these
conditions are expressed:
Eg(n) = 7el09
E^ (n) + E^(n+1) = 7.110
From the input and output loop equations and the core mode










+ I - K2Eg(n) 7.112
stAnd with core 2 saturated in the (n+1) half -cycle
E (n+1) = K^
E^(n-hl) r Iq(n-^l)
7ell3
To account for the bias terms in these expressions
the series -iifferential alternating bias is Ebj and it
changes sign from the n to the (n+1)® hal"^- cycle. The
parallel direct bias term, (I, ) does not change signs
from one half -cycle to tiie next.
Two general expressions are obtained from the above
five equations which relate the maximum output values of


















= - K^ £so
^0
^1
Ko -^ 1 + ^—
2 Rq J
Iq 7.115
The above are obtained for steady state taking into ac-
count the sign changes between half-cycles
»
As only two equations are available from the bias
criterion it is not possible to solve for the general sit"
uation of two biases and two types of controls* The best
that can be accomplished is to obtain the relations of bias
and maximum input for a single bias and a single type of
control.
For direct control with alternating bias the value of








And the value of control for the maximum output (negative













For alternating control with direct bias , the bias










The alternating c ontrol current to obtain the maximum out-
put is ;







For both of these biase 3 the steady state output for
any half -cycle is half the difference between the minimum
and maximum output when the control inputs are all zero.
The maximum output for any half-cycle is E ,$ ^i^cl "to a first
approximation the minimum output may be assumed to be zero.
Then the approximate expression for bias for either case
is found from the difference equation between the n and











The inclusion of the bias terms will alter the con-
stants for difference equations for any two half cycles,
but will not change the gain as the circuits chosen for
the bias are of the same types as the control circuits*
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7.11 Differential Amplifiers Operating in Saturation,
If the limits of the mode sequence I region of opera-
tion are exceeded without violating diode bias requirements
one core remains in saturation while the other operates in
mode sequence II. For analysis purposes it is assumed that
core 1 is saturated and core 2 operating in mode sequence
II. Then at all times E - 0, This corresponds to posi-
g
tive output.
In the (n+1) half-jycle core 2 starts at negative
saturation and does not saturate positively, remaining in
moce 01 throughout!
K, rE,(n+l) V^I (n+1) E^^
^0 L 7ol21
e' (n+1) =
Then the output in this half-jycle is independent of the
previous half-^yclej
^;^L^"^ - vl(^) = ^sd 7»122
Then the net output is one half the difference between the
n and n+1 half- :yc less
eff . T 1
i
E. (n+1) ri (n+1)
"3^3 2N,
,
fso . ^bll^^ ^ 7.123
The gain in this sequence is then similar to that of
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the cutoff gain for straight, amplifiers. This gain has
very nearly zero slope, but must be deteiinined for an ap-
plication where saturated operation is required,
7.12 Mode Sequence Limits for Differential Amplifiers.
In order to maintain proper mode sequence it is nec-
essary for the design to maintain the proper diode bias
conditions. The cases of interest are for both mode se-
quence I and saturated operations » For the saturated oper-
ations the possibilities of the diode biasing being violat-
ed lie only with ihe active core operating in mode sequence
II. In the gating half cycle it is possible to reverse bias
the gate diode whens
E^ (n+1) ^Eg^ 7.124
In this case, the core voltage in mode 01 is given by equa-
tion 7.121. Then in order that the bias assumption be
valid:
^.1^^^^ ) E^jUh^ I,^(n^l) I^
^
G + -4^ -»• "4" E„_ + I_ 7»125
N^R. 2N:r ^° °
Q. ^
where the summations multiplying E include the appro-
s o
priate bias terms. Both the alternating bias and direct
control tend to prevent the occurance of reverse biaso The




In mode sequence I the possibility of reverse biasing
of the output diode can occur in either half- cycle. The
direct bias applied through the parallel connections always
tend to decrease the possibility of reverse biasing of the
gate diode,while the alternating bias tends to cause
blocking. The alternating control tends to block the diode
of the core having the smaller output ^ and to oppose block"
ing of the core having the larger output. On the other
hand the direct control has the opposite effect in tending
th
to block the gate diode in the n half cycle, when positive^
and prevent blocking of the gate diode in the (n+1) half
cycle.
With core 1 in mode 01 and core 2 in mode A2 the core

















+ (1-K2 + 5^) 2N * 2N, ( * ^2 R
q bq o
7el27
In order that the core 1 diode not block in this time
it is necessary thats
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(l+K^) + (l-Kj) 2N_
J^ 7cl28
2Nbq
= (l-K2. GE^^ + (l+Kg) Iq
The relations for the (n+1) half cycle are similar
to the above, so that with proper modification these can
be applied. However this is not necessary in general as the
information can be obtained by letting the control quanti-
ties take on both positive and negative values.
Then equations 7 .128 and 7.125 are sufficient to deter-
mine the limits of output diode forward biasings
The problem of reset diode unblocking is considerably
more complexo This can occur in one of two situations of
which only the first can occur in saturation. Both are
possible in the linear regiono The first case considered
is where the output core is saturated and the reset core is
in core-diode mode A2« The appropriate core equation then
is
E^(n) = K,
LVj ^bj^bj L'N ^% °.
7.129
This equation must satisfy the inequalities of table 7*1
when core 1 is saturated.
The second case is where core 1 is unsaturated and
E' is given by equation 7.127* In this case the inequal-











































































































































































































































The limits for tire two cases for each type of output
circuit, assuming a purely resistive load^ are given in
table 7«3» It has been assumed in the calculations that
when the gating core is unsaturated the gating current is
GE + I , which is only approximately true.
7«13« Design Considerations for Differential Aiiiplifierse
The maximum effective output for the differential amp-
lifier is slightly less than half that for the ordinary amp-
lifier, as the output occurs only for half a cycle. The
maximum power output is thereby effectively half that of the
ordinary amplifier. Thus the design requirements for the
minimum core size from the ordinary amplifier development
(relation 7.72) may be applied to the differential amplifier
by multiplying the right hand side of relation 7*72 by a
factor of two. This indicates that for the same power re-
quirements, the core size of a differential amplifier is
roughly twice that of an ordinary amplifier.
The gain and rise time for the differential amplifier
are essentially the same as for the ordinary amplifier.
Then the largest permissible cores, considering input power




CHAPTER VIII. EXPERIMENTAL VERIFICATION
8.1 Dynamic Core Model.
The analysis has been based on the plecewise lineariza=-
tion of the saturable reactor core and that of the semicon-°
ductor diodes. To make any comparison of theoretical re-
sults with actual amplifiers, it was necessary to establish
the modelB of the nonlinear elements.
The semiconductor diodes used in the experiments were
measured and found to have the standard forward voltage
drop for silicon of 0.6 volts, and a forward resistance of
0.8 ohms.
The dynamic characteristic of the core was measured by
the use of an oscilloscope as shown in the circuit diagram
on figure 8.1. The resulting magnetomotive force-time rate
of change of flux characteristic j, shown in the same figure j,
was measured vrhile the 400 cycles per second source voltage
was varied. The values recorded are the average time rate
of change of flux and the average magnetomotive force
o
8.2 Parallel Controlled Half-Yave Amplifiers*
The principal result of chapter five was the develop-
ment of the parallel control circuit o The analysis predicts
higher gains with parallel control than with the commonly
used series control.
In order to make a comparison between the two types of
control circuits the same output circuit, shown in figure
8.2 (a), was used for both control configurations u The half
wave bridge output circuit was chosen as it is the most com-
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I Figure 8.1, Dynamic core model, S
Magnetomotive Force P (ampere turns)
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monly encountered half-/^ave figuration* The bias circuit
used the series connection as shown in figure 8<,2 (a). It
was found that a higher value of bias voltage was necessary
for parallel control than for series control.. The reason
for thiSs while shown in the mathematics of chapter five^, is
that ,in the series control the reflected core voltages in
the control circuit oppose each other ^fhile they aid in the
parallel control circuit. The parallel control circuit is
thereby subject to much larger circulating currents than the
series control » and requires greater bias and source power-e
The series control circuit was connected as shown in
figure 8.2 (b). The resulting current and voltage gains are
shown in figures 8.3 and 8e4 respectively e These character--
istics are symmetrical about the origin and only the posi"
tive halves are shown.
The parallel control circuit was connected first with
a current source which was obtained by the use of a vari^
able voltage source in series with 47s;000 ohms (lU-* The
parallel control resistances were twice the value of that
in the series control in order to maintain the same value
of control terminal resistance « The circuit arrangement
for the current source control was that of figure 8e2 (c)
with the inductor shunting switches closed.. The resulting
current and voltage gains are shown in figures 8o3 and 8«4
respectively in order to provide a comparison with the ser-
ies control.































L = 1 Hy \ = 1.16 A
V^ = 0,6 volts
E = 64 volts (half cycle avgo)
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5 % Matched cores 2 Magnetic, Inc o #50425 - 1A
Figure 8 •2? Experimental Circuits for Hilf wave Anplifierso
(a) Bridge output circuit with bias- (b) Series Control
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allel controlled amplifier was eight times greater than the
series controlled amplifier* The voltage gainc, considering
the control terminal voltages was about 6^7 times greater
for the parallel than for the series controlled amplifier
r
The theoretical gains may be determined from equations
5.32 and 5«36.
R I, » ^^— 80I
r
L GN^
For the bridge ^q ~ ^-^ ^ 2Rt ^ R^ was negligible in
this example o The control voltages are related to the con-
trol currents by the tenninal resistances which were chosen
as 200 ohms for both circuits « The dynamic core conductance
G, is k divided by the gate turns squared « The gate turns
are 630, Then the current gains ares
R N
%J = 2^7 -—4-^0.586 8.3
^ 2 + k -^
V n on
Ir = ^^ = ^,25 8o4
^ L
The voltage gains ares
R.
K -li K^, = 1.44 8.5
Ij ~ R, IJc
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The slopes of the various curves through the origin
show that the gains corresponding to expressions 8-3 through
8.6 are Oo5s ^9 1.5 and 10 respectively The worst predic-
tion occurred for the current gain with series control
where the measured value was 17 percent higher than the
theoretical value. The others were all within seven per-
cent of theory.
In order to make further comparisons between the series
and parallel controlled amplifiers,, a voltage source was
used to drive the parallel control circuit o The circuit
for this case was as in figure 8o2 (c) with R = and
the inductances shorted* It may be shown that the voltage
gain for such a circuit is theoreticallyg
Ifhere R in this case is the entire 400 ohms. The mea-
c
sured value of gain was 2ol5 9 which is within 12 percent
«
It is noted that the current and voltage gains with
the voltage drive are substantially greater for parallel
control than with series control.
If the impedance of the parallel control circuit is
made quite large to the alternating core voltages 5, while re-
maining the same to the direct control voltage then the volt-
age gain can be made to approach that of the current source
drive. This was accomplished by placing one henry inductors
in series with the control resistors o The resulting voltage
gain is shown in figure 8«4 and does become much greater
than the case without the indue tors The measured voltage
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gain was 8^ as compared with 10 for the current source
drive
c
These results verify the analytic technique and demon-
strate that the parallel control of these amplifiers is mark-
edly better than the series control from the point of view
of gain. The disadvantage of the parallel control is the
relatively high circulating current which requires larger
control resistance*
8e3 AoCe Controlled Doublet Amplifierso
The first new development from chapter seven was that
the parallel differential control configuration is superior
to series differential control for alternating signals o In
order to verify this result two circuits were investigated*
The output circuit chosen for the experiment vras the
doublet centertap* It was found necessary to supply a di=
rect bias for both cases in order to prevent unfavorable
biasing of the output diodes ^ and achieve minimum output*
A positive feedback winding was also included in order to
compare the two control configurations in terms of feedback
characteristic So The output circuit used for both types of
control is sho;-m in figure 8*5 (a)c
The series control circuit is shown in figure 8«5 (b)
and the parallel control in 805 (c)o In order to maintain
approximately equal control terminal resistances in the
two types of controls, the parallel resistances were made























5% » Matched coress Magnetics Inc ^ 50425-'lA
Figure 8o5^ Experimental Circuits for A»C Controlled
Doublet Anplifiers (a) Centertap output circuit with bias
and feedback windings. (b) Series control circuit*
(c) Parallel control circuit-
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The contix)! voltage-load current characteristic was
measured for both controls and the results are compared in
figure 8.6. The parallel controlled amplifier was found to
have a voltage gain of about lo5 that of the series control-
led amplifier. The theoretical gain for the parallel control'=







A similar expression may be derived for the series controlled




The measured voltage gains were 2ol7 and 1*41 respectively
^
which are within four percent of the theoretic values*
The input current-voltage relations were measured as
shown in figure 8«7« Over the ranges of linear voltage gain
the control terminal impedances are nonlinear « This was in-
dicated in the analysis of chapter seven by the dependence
of the input current-voltage relations on the core function
Gj which is nonlinear, and on the other inputs* The series
control current is ntra'ly constant ^ varying only one and a
half milliampereSj which demonstrates that the series con-
trolled amplifier is essentially a voltage controlled
device.
The parallel controlled amplifier has a more nearly
linear input impedance over the linear range of the amplifier.
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For outputs less than two thirds of the maximum it is
quite linear* In this region, from 20 tc 35 volts of con-
trol voltage J the input impedance appears to be 4000 ohmso
The corresponding current gain over the region then is 43»i4-o
The theoretical current gain is found from equation 7e46 is?
'^ir = 2GNX = *'"* ^'''°
which is within 2.5 percent*
In order to utilize a magnetic amplifier as an opera-
tional amplifier it Is necessary to provide very high galnc
This can be accomplished with either the series or parallel
controlled amplifier by providing positive magnetic feed-
back. The feedback is most effective when the feedback
windings are in series as shown in figure 8o6 (a)» If the
output were alternating with fixed phase?, as in the doubler
or semibiidge output circuits ^ then direct feedback may be
obtained by using a diode bridge, With either control cir»
cult the positive feedback may be provided to increase the
gain up to and beyond infinite gainc
The magnetic feedback was varied by adjusting the feed-
back resistance R^. of figure 3o6 Ca)= The results of the
magnetic feedback are sho\-m in figures 8«S and 3o9o The
amount of feedback necessary to achieve infinite gain was
much less for the parallel than for the series control o In
both cases the feedback circuit loads the output circuit as
evidenced by the decrease in maximum output with increasing
feedbacke The nee es; ity of heavier feedback for the series
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control circuit results in a greater loading and a less
efficient circuit than for the parallel control^ again de-
monstrating the superiority of the parallel control for
alternating inputs
o
8e4 Doublet Differential Amplifiers
o
The analysis of doublet differential amplifiers in
chapter seven produced the result thati, with the use of
proper control windings ^ differential application of doub-
let amplifiers may produce high gains <> Gains of the same
order of magnitude as the well known ordinary doublet amp»
lifiers. The analysis indicated that,; for direct control
the series differential control circuit is the proper cir-
cuity and that bias may be produced with either the series
differential control circuit for alternating bias^ or the
parallel control circuit for direct blas^
The parallel control circuit is a current controlled
circuit and requires a very large resistance in series
with the bias source in order to attain high gains <* For
this reason the series differential arrangement was used
with alternating biaso
Prom the point of view of efficiency 9 the best output
circuit for direct polarity reversible output is the
doubler circuit* This circuit was first attempted, but
was found to operate improperly, as the gate diodes remain^-
ed forward biased at all timeso This phenomenon was pre-
dicted in the mode sequence limits of table 7o3» This













































































ful connection for differential amplif iers*
The doubler circuit may be made to operate properly as
a differential amplifier if the diodes are replaced by swit-
ching transistors.
For the experimental verification of the analysis the
semi-bridge circuit was choseno The circuit diagram is
shown in figure 8»10,
From the analysis of chapter seven the theoretical
gain of the circuit is computed from equation T^QSo
for a resistive load
El = - hh ^-^2
Then from the definitions of R^ and K^ from chapter fours
'
— d —' c c
Then the voltage gain is
K^ = 19cl 8.14
The measured value from figure 8»11 with no feedback was 25?
which is some 30^ higher than the predicted values With
this type of circuit the bias sets the operation point on
the flux-mmf characteristic in the higher gain region and a
different value of k, somewhat lower than that determined
in section 8.1 should be usedo If an operating point of Oel
volt per turn is chosen, the coiresponding slope will give
a value of 5<.6. Prom this the predicted gain is 23«8 which
is about 5% below the measured -^ain^
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In order to determine the applicability of the circuit
as an operational amplifier, positive feedback was examinedo
The results are shown in figure 8.11. These showed that
this circuit may be fed back sufficiently to attain infinite
gain. Then the differential amplifier circuits a result of
the general analysis j, is a practical push pull arrangement





From the fundamental operation of a single core self-
saturating magnetic amplifier the efficient operating con-
ditions for two core amplifiers were developed. Prom the
topological considerations of fwo cores ^ six fundamental
contro] circuits and eight output circuits vrers developed.
The output circuits were grouped as three half-wave
push-pull, and five full -wave configurations. The full-
wave circuits nvdy be further classified as three direct and
two alternating output circuits.
In considering the half-wave output circuits with var-
ious controls, it was found that only control circuits with-
out diodes were applicable. Of these the series and para-
llel control were determined to be useful only fcr bias
windings, and the differentia]- series and parallel control
suitable only for signal windings. The analysis of the hal.-^-
wave amplifiers showed that a high gain amplifier was real-
izable for parallel -differential control and series bias
for current source control inputs ^ This theoretical result
was verified in the laboratory.
In order to compare the series and parallel controlled
half wave amplifiers under similar signal conditions, both
were tested with voltage drive signalso The resulting gains
showed the parallel control superior to series control, in-
dicating that the series control should be replaced in prac-
tice.
The general analysis of full-vrave output, or "doublet"
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amplifiers has produced a number of important results. These
can be summarized as the best control circuits for various
applications. The doublet amplifiers can be divided into
two classes, ordinary or single-snded amplifiers^ and dif-
ferential or push-pull amplifiers. Either of these classes
may have direct or alternating control j, and direct or alter-
nating outputs. In general it was found that for all ordi-
nary amplifiers, regardless of the inputs, the series »
parallel- differential control configurations are bests For
alternating control the input circuits should be in the par-
allel-differential form. This vras verified experimentally
by comparing the parallel -differential with series- different=
ial for alternating controls. The parallel-differential
control is capable of providing high gains when the input is
a current source, but with a voltage source the gain is
still superior to the series-differential connection.
In general parallel-differential control circuits will
not yield high gains unless the source Impedance is highy
and should not be used for bias unless the bias source im-
pedance is comparable to the core dynamic resistance*
In the differential amplifiers the optimum control cir^
cuits were found to be the serie£- differential and parallel
connections. The parallel control suffers the same current
source restriction as the parallel-differential. It re-
quires high source impedance in order to provide high cur-
rent gains.
The analysis revealed that for direct control * the dlf-
164

ferential gjiiplifier yields the highest gains when the series
differential control is used for signal windings ^ and the
bias should be alternating and applied to a series different-
ial winding. These results were verified in the laboratory
and indicate a class of high gain push-pull doublet ampli-
fiers.
Further investigation is needed in several areas.
Pour core circuits, both single stage push-pull and cascad-
ed two core circuits, should yield to the general analysis
presented in chapters four through seven. The effects of
active and reactive loading of magnetic amplifiers is not
well understood, and design techniques have been limited
primarily to laboratory techniques. The general method of
analysis should be applicable to these problems o Circuits
with active and reactive loads may undergo different mode
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